

# EMUL68-PC<sup>™</sup> User Guide

© ICE Technology

1

## Contents

## About This Guide 1

#### Downloading EMUL68-PC Product Documentation

Overview of the EMUL68-PC Emulator System 2 **High-Speed Parallel Box (HSP)** 2 PC Plug-In 3 **User Interface** 3 **Important Product Notes** 3 Special Emulation Behavior When Using the Reset and Go Command З **Quick Start for Installing Your Emulator System** 4 Installing the Hardware 5 **Quick Start for Installing the Hardware** 5

#### Configuring Address Settings With Windows Operating Systems 6

Configuring Address Settings for the Emulator and Optional Trace Board 6 Known Device Driver Conflicts 7 Configuring Address Settings With Windows 95/98 8 Alternative Addressing 8 Configuring Address Settings With Windows NT 9 Alternative Addressing 10 NohauHC11 Device Driver With Windows NT 11 Configuring Address Settings With Windows 2000 12 Alternative Addressing 16 Nohau11 Device Driver With Windows 2000 16

### Installing Emulator Boards 17

Standard Emulator Boards19Installing the EB 256/512 Bank Switch Emulator Board Jumpers20Installing the EB1M Emulator Board21

### Installing and Configuring Standard Trace Boards 21

I/O Address 22Alternate Addressing Examples 22Steps for Installing the Standard Trace Board 22

#### Installing and Configuring Enhanced Trace Boards 23

Addressing Examples 23 Factory Settings 24 Steps for Installing the Enhanced Trace Board 24

## **3** Installing the Pod Boards 25

#### How this Chapter is Organized 25

#### Important Notes About Pod Boards 25

Remove Black Conducting Foam Before Using Your Pod25Memory Mapping Requirements for Single-Chip Mode Pods26Avoid Setting the E/GE Pod Jumper to the E Position26

### POD-11DE 27

Overview 27 POD-11DE LED Indicators and Reset Switch 28 POD-11DE Configuration Options 28

#### POD-11DS 30

POD-11DS LED Indicators and Reset Switch31POD-11DS Configuration Options31

#### Special Considerations for the D Family 33

COP 33 BOOT ROM 33 INIT 33

#### POD-11E 34

POD-11E Configuration Options35EPROM Programming37

#### POD-11FE 38

POD-11FE LED Indicators and Reset Switch38POD-11FE Configuration Options39

#### Special Considerations for the 68HC11F1 MCU 41

BPROT 41 Chip Select Logic 41 BOOT ROM 41

#### POD-11FL0 42

Overview42POD-11FL0Default Positions for Jumpers42POD-11FL0Configuration Options43

#### POD-11KE 45

Overview 45

POD-11KE LED Indicators and Reset Switch46POD-11KE Configuration Options46

#### POD-11KS 49

POD-11KS LED Indicators50POD-11KS Configuration Options50Port G Bit 7 Must be Used As an Output51

#### Special Considerations for 68HC711K4 and 68HC11K1 51

N and P Family Users: Set PAREN Bit in the Config Register to Zero 52 BPROT Register 52 INIT2 Command 52

#### POD-11PE 53

POD-11PE LED Indicators and Reset Switch 54

POD-11PE Configuration Options 54

Support Added for the 68HC11PH8 on Release 5.2B—Requires EPROM Version 2.4 57

#### POD-11PS 58

Overview 58

POD-11PS LED Indicators 58

POD-11PS Configuration Options 59

Port G Bit 7 Must be Used as an Output 61

Support Added for the 68HC11PH8 MCU on Release 5.2B—Requires EPROM Version 2.4 61

#### POD-11S 62

Overview 62

Changing the Pod MCU 62

POD-11S Configuration Options 63

Using EMUL68 with an HC(7)11E20 MCU 64

#### Special Considerations for 68HC11 E-Series 65

BPROT Register 65

EEPROM Programming 65

EPROM Programming 65

#### Using the Watchdog COP Reset 66

Pull-Up Chart 66

## Changing the Pod MCU 66

Overview 66 Installing and Configuring the New MCU 67

## Installing and Configuring the Seehau Software 68

#### Installing Seehau Software from the CD 68

#### Downloading and Installing Seehau from the Internet 68

#### Selecting to Automatically Start the Seehau Configuration Program 69

Configuring Seehau 70

#### Starting Seehau 72

Configuring the Emulator Options From Within Seehau 72



#### Plugging the Emulator into Your Target Board 82

Support for 3.3 Volts 82 Installing PLCC Socket Adapters 82 Installing PGA Socket Adapters 82 Installing Surface Mount Adapters 83 Verifying Adapter Orientation 83 Tips for Avoiding Common Adapter Problems 84

#### Configuring Jumpers for Target Operation 85

Clock Jumpers 85 Power Jumper 85 Control Signal Jumpers 85

#### Configuring Seehau for Target Operation 85

Emulator Configuration Tabs85Executing Code from Target ROM86

Introduction to Tracing 87

Overview of Tracing 87

Basic Features of Tracing 87

#### Trace Window 88

Trace Window Columns 89

Local Trace Menu 89

## Configuring Trace Boards 93

#### Configuring the Standard Trace Board 93

Trace Setup Tab93Conditions Tab95

#### Configuring a Trigger Condition 97

#### Configuring the Enhanced Trace Board 98

Trace Setup Tab98Conditions Tab101

#### Trace Configuration Examples 103

Trigger Example103Filter Example105

#### Combination of Conditions 107

#### Building a State Machine Using S(x) Functions 109

Example of How to Use the Set-Clear with the Sx Functions 110

### Tracing During Reset and Go 111



## Troubleshooting 113

#### HSP Box 113

#### Debugging the Parallel Port 116

NT Users 116 Windows 9x Users 116 Windows 2000 Users 116

#### ISA 121

Known Device Driver Conflicts 122
Possible Symptoms 122

If the Emulator Does Not Start When Connected to the Target System 122

Target Does Not Operate Correctly 123

Avoid Setting the E/GE Pod Jumper to the E Position 124

Special Emulation Behavior When Using the Reset and Go Command 125

## Appendix A. Bank Switching 126

#### Required Pod Board Connections for Tracing Banked Applications 126

Bank Switch Control Signals 126

### Pod Setup for Bank Switching With K and P Series Pods 126

## Support for the K and FL Families when Using Internal Banking Logic 127

K or FL Pod Pin Configurations Using 16x8K Banks 127

FL Pod Pin Configurations Using 32x16K Banks 127

Sample MCU Configuration Showing Bank Size vs. Active XA Signals (K or FL Families) 128

Sample MCU Configuration Showing Bank Size vs. Active XA Signals (FL Family) 128

## Appendix B. Disabling Cycle Stretching 129

Adjusting Trace Time Stamp for Cycle Stretching 130

Appendix C. Considerations for Placement of Internal RAM, Special Function Registers, and EEPROM 131

## Appendix D. Configuring Seehau to Read theOn-Chip EPROM132

## Appendix E. Trace Probe Headers 135

## Appendix F. Restrictions and Differences

Executing Code from the HC11's Internal Memory 137

Stack Considerations 138

**TCNT 138** 

EEPROM Writes 139

Special Function Registers 139

137

## 68HC11 Modes 140

Single-Chip Pod, POD-11S 140 Expanded-Chip Pod, POD-11E 140

ROMON Bit Set Problem 141

Appendix G. Address Examples 143

Index

Sales Offices, Representatives and Distributors

## **Product Notes**

## **European CE Requirements**

Nohau has included the following information in order to comply with European CE requirements.

## **User Responsibility**

The in-circuit debugger application, as well as all other unprotected circuits need special mitigation to ensure Electromagnetic Compatibility (EMC).

The user has the responsibility to take required measures in the environment to prevent other activities from disturbances from the debugger application according to the user and installation manual.

If the debugger is used in an environment other than the intended (for example, field service applications), it is the user's responsibility to control that other activities cannot be disturbed in such a way that there may be risk for personal hazard/injuries.

## **Special Measures for Electromagnetic Emission Requirements**

To reduce the disturbances to meet conducted emission requirements it is necessary to place a ground plane on the table under the pod cable and the connected processor board. The ground plane shall have a low impedance ground connection to the host computer frame. The insulation sheet between the ground plane and circuit boards shall not exceed 1mm of thickness.

## **System Requirements**

## CAUTION

Like all Windows applications, the Seehau software requires a minimum amount of free operating system resources. The recommended amount is at least 40%. (This is only a guideline. This percentage might vary depending on your PC.) If your resources are dangerously low, Seehau might become slow, unresponsive or even unstable. If you encounter any of these conditions, check your free resources. If they are below 40%, reboot and limit the number of concurrently running applications. If you are unable to free more than 40% operating system resources, contact your system administrator or Nohau Technical Support.

The following are minimum system requirements:

- Pentium 200 (Pentium II or faster is recommended)
- Single-Processor System
- Windows 95, 98, NT, or 2000
- Random Access Memory (RAM)
  - For Windows 95/98: 32 MB
  - For Windows NT/2000: 64 MB

## Warnings

 $\Diamond$ 

If E-Clock goes out to the target system in monitor mode, data might accidentally be written to a memory or peripheral in the target system.



To avoid damage to the pod or to your target, do not connect the pod to your target when the pod or target power is on



When powering up, always power up the emulator first followed by the target system. When powering down, power down the target system first followed by the emulator. Failing to do so can cause damage to your target and/or emulator.



Do not apply power to your system unless you are absolutely sure the target adapter is correctly oriented. Failing to do so can cause damage to your target and/or emulator.

## **About This Guide**

The *EMUL68–PC User Guide* describes how to use the EMUL68–PC emulation system with the Seehau graphical user interface. If you are using the Windows or DOS versions of the EMUL68–PC, however, this guide also provides help with those specific products.

This EMUL68–PC User Guide is intended for both novice and advanced users.

## **Downloading EMUL68-PC Product Documentation**

To download an electronic version of this guide, do the following:

- 1. Open the Nohau home page at <u>www.icetech.com</u>.
- 2. Click USA.
- 3. Click Documents.
- 4. Click Nohau Manuals.
- **5.** Scroll down to EMUL68–PC. Then select EMUL68–PC User Guide to download a PDF version of the guide.

## Overview of the EMUL68-PC Emulator System

The basic hardware for the EMUL68-PC emulator system includes the following:

- Emulator board—plugs into a an ISA slot inside the PC or High Speed Parallel (HSP) Box.
- Pod board—device-dependent board that replaces the microcontroller chip on the target system.
- Trace board (optional)—plugs into an ISA slot inside the PC or HSP and connects to the emulator board through a short ribbon cable.
- Five foot ribbon cable—connects the emulator and pod (see Figure 1).
- Target adapter—allows you to connect the pod board to your target system.

Two system configurations are available:

- High-Speed Parallel Box (HSP) connects to the parallel printer port. See the following "High-Speed Parallel Box (HSP)" section.
- PC Plug-In. See the following "PC Plug-In" section.

For information about configuring and installing your hardware, refer to Chapter 2, "Installing the Hardware" in this guide.

## **High-Speed Parallel Box (HSP)**

In the HSP chassis, the emulator board and optional trace board are installed in an external box that connects to the PC's parallel printer port. The HSP option makes the emulator system portable, allowing you to move the system from one PC to another. You can also use this option with a portable laptop computer. The HSP eliminates the need for the two ISA bus slots.



Figure 1. HSP Box Connected to the Emulator, Trace, and Pod Board

## **PC Plug-In**

The emulator ISA board is plugged into an ISA slot in your PC and is connected with a five-foot cable to a device-dependent pod board. The optional ISA trace board is plugged into the PC and connects to the emulator board through a ribbon cable.

You can custom configure the emulator hardware to your requirements with various jumpers. See Chapter 2, "Installing the Hardware," for details about jumper configuration.

## **User Interface**

Seehau is a high-level language user interface that allows you to perform many useful tasks, for example:

- Load, run, single-step and stop programs based on C or Assembly code.
- Set triggers and view trace (with optional trace board).
- Modify and view memory contents including Special Function Registers (SFRs).
- Set hardware breakpoints.
- Analyze code with Program Performance Analysis (PPA)

The emulator is configured and operated by the Seehau user interface.

## **Important Product Notes**

## Special Emulation Behavior When Using the Reset and Go Command

When your power-on reset routine writes to any of the registers that must be written in the first 64 cycles after reset, (such as the INIT and Option registers), you must start your program with the Reset and Go command rather than two separate commands (Reset Chip and then Go). This does not apply in test mode since the 64-cycle limit is disabled in this mode.

You can also activate the Reset and Go command by pressing Ctrl G. This command causes the following actions to occur.

- Emulation mode becomes active, trace starts, and reset is driven low by the emulator on the same bus cycle.
- Reset is held active (low) for approximately 1/5 second and then released.
- When the HC11 is reset, the MCU fetches the reset vector and branches to the beginning of the user code.

## Note

Bus cycles that occur while reset is active are recorded in the trace buffer and counted by the execution cycle counter. Therefore, the first time you stop execution after Reset and Go, the cycle counter will be meaningless.

## **Quick Start for Installing Your Emulator System**

The following illustration shows the major steps for installing and configuring the EMUL68–PC. For details, refer to the chapter referenced in each step.



Figure 2. Steps for Installing and Configuring the EMUL68–PC and Seehau Software

# **2** Installing the Hardware

## **Quick Start for Installing the Hardware**

Figure 3 shows the major steps for installing the EMUL68–PC hardware.



Figure 3. Steps for Installing the EMUL68–PC Hardware



Figure 4. HSP Box Connected to the Emulator, Trace, and Pod Boards

## **Configuring Address Settings With Windows Operating Systems**

The following applies to all Windows operating systems:

- Default Address Ranges:
  - Emulator Board: 120H to 12FH
  - Standard Trace Board: 130H to 13FH
  - Enhanced Trace Board: 100H to 11FH
- Default Address Settings for the HSP Box:

No address conflict is possible when installing the HSP box with any Windows operating system. Use the default address ranges (listed above).

Skip to "Installing Emulator Boards" later in this chapter.

## Configuring Address Settings for the Emulator and Optional Trace Board

The following sections provide details about configuring address settings for the emulator and optional trace board for each Windows operating system. Refer to the section that covers your specific operating system.

## **Known Device Driver Conflicts**

Nohau is aware of potential device driver conflicts with certain network cards running on Novell/Netware networks. Problems have been reported with both 3COM ISA network cards and some Novell network cards. Most of these problems have been experienced when running Windows NT or Windows 2000 operating systems.

## **Possible Symptoms**

- When starting Seehau, communication with the network stops. (You will be unable to access resources on the network.)
- Seehau will not start.

A possible solution might be to change your network card. Nohau Support has not tested all network cards, although some customers have reported that the following network cards have resolved this conflict:

- Intel Ether Express Pro 10/100 ISA
- 3COM Etherlink III (905B or later) 10/100 PCI
- Bay Networks NetGear FA310TX 10/100 PCI

## **Configuring Address Settings With Windows 95/98**

Checking Your PC for Default Address Conflicts

- 1. Click the Start menu, and select Settings.
- 2. Click Control Panel.
- 3. Double-click System. The Systems Properties dialog box opens.
- 4. Click the **Device Manager** tab.
- 5. Click Properties.
- **6.** Click **Input/Output**. Scroll the contents of the window to verify that no device is listed within that range.

## **Alternative Addressing**

If you see a device present in the default address range for your emulator or trace board, do the following:

- 1. Beginning at the address 100H, scroll down to look for an unused address range:
  - 10H for any emulator board
  - 10H for the Standard Trace Board
  - 20H for the Enhanced Trace Board.
- 2. When you locate an unused address range, make a note of the base address of the range for use when configuring Seehau.
- 3. Refer to Appendix G, "Address Examples" to re-configure the base address of your board.

The base address must be an even multiple of 10 (such as 200 or 210). If you have to change the address of the emulator or trace board, be sure to change both the board jumpers and the jumper settings in the software.

Computer Properti	es	? ×	
View Resources	Reserve Resources		
<ul> <li>Interrupt reque</li> <li>Input/output (I/</li> </ul>	st (IRQ) O Direct memory access (DMA)		
Setting	Hardware using the setting		
🛄 00F0 - 00FF	Numeric data processor		
<b>3</b> 0170 - 0177	Intel 82371AB/EB PCI Bus Master IDE Controller		
<b>3</b> 0170 - 0177	Secondary IDE controller (dual fifo)		
🚭 01F0 - 01F7	Intel 82371AB/EB PCI Bus Master IDE Controller		
🚭 01F0 - 01F7	Primary IDE controller (dual fifo)		
0201 - 0201	TBS Montego II Gameport Interface		
0240 - 024F	TBS Montego II Sound Blaster Pro Emulation		
🔽 0330 - 033F	TBS Montego II MPU-401 Interface		
	ta a la la		
	ОК	Cancel	

Figure 5. System I/O Resources

## **Configuring Address Settings With Windows NT**

- First check your administrative privileges.
- Then check your PC for default address conflicts.

## **Checking Administrative Privileges**

- 1. Click the Start menu, and select Programs.
- 2. Select Administrative Tools, and click User Manager. The User Manager dialog box opens (Figure 6).
- **3.** In the bottom half of the dialog box, double-click **Administrators**. The **Local Group Properties** dialog box opens displaying a list of login names (Figure 7).

📲 User Manager		
<u>U</u> ser <u>P</u> olicies <u>O</u> ptions	Help	
Username	Full Name	Description
Administrator		Built-in account for administering the computer/domain Built-in account for guest access to the computer/domain
Groups	Description	
🖉 Administrators	Members can fully admin	ister the computer/domain
Backup Operators Guests Power Users Replicator Users	Members can bypass file Users granted guest accu Members can share direc Supports file replication ir Ordinary users	escurity to back up files ess to the computer/domain clories and printers n a domain

### Figure 6. User Manager Dialog Box for Windows NT



### Figure 7. Local Group Properties Dialog Box for Windows NT

**4.** Look for your login name in the list of names. If your login name is not present, you are not set up with administrative privileges. Contact your System Administrator to update your privileges or give you the administrator's password.

## Checking Your PC for Default Address Conflicts

- 1. Click the Start menu, and select Programs.
- 2. Select Administrative Tools, and click Windows NT Diagnostics. The Windows NT Diagnostics window opens (Figure 8).
- **3.** Click the **Resources** tab.
- 4. Click I/O Port.
- 5. Check the I/O resources listed to verify that no device appears in a default address range.

## **Alternative Addressing**

If you see a device present in the default range for your emulator or trace board, do the following:

- 1. Beginning at the address 100H, scroll down to look for an unused address range:
  - 10H for any emulator board
  - 10H for the Standard Trace Board
  - 20H for the Enhanced Trace Board.

🔊 Wi	indows NT D	iagnostics -	\\NTTES	т				_ 🗆 X
<u>F</u> ile	<u>H</u> elp							
	Version Resour	System   ces	Display E	Drive nvironment	es	Memory	Servic Vetwork	es
					In	ciude <u>H</u> AL	resources	<u> </u>
	Address	Device				Bus	Туре ,	<u> </u>
	0060 - 0060 0064 - 0064	18042prt 18042prt				0 0	lsa Isa	
	0170-0177	atapi				0	lsa	
	01CE - 01CF	VgaSave				0	Pci	
	01F0-01F7	atapi				0	lsa	
	0201 - 0201	ydsxg				0	Pci	
	0330 - 0331	ydsxg				0	Pci	
	0376-0376	atapi				0	lsa	
	0378-037A	Parport				0	lsa	
	0380-0388	ati Mare Revie				1	Pci D-:	
		vgasave				1	PCI D=:	
	103C0-03DF	au VaeSevo				0	PCI Doi	
	03C4-03C5	vyasave				1	Fui Dei	
	03C5-03C5	ati				1	Pci	-
	10303 0303	C.u				1	TG .	<u> </u>
	IRQ	I/O Por	!	<u>D</u> MA	<u>M</u> err	iory	De <u>v</u> ices	
		<u>P</u> roperties	B	efresh	P	ri <u>n</u> t	OK	

Figure 8. NT Diagnostics Window

- 2. When you locate an unused address range, make a note of the base address of the range for use when configuring Seehau.
- 3. Refer to Appendix G, "Address Examples" to re-configure the base address of your board.

## **Driver Troubleshooting**

For details, see Chapter 8, "Troubleshooting."

- If you get a **Service or driver failed** error message when rebooting, you probably have a resource conflict.
- If you get a **create file failed** error message upon execution, the device driver did not properly start.

## NohauHC11 Device Driver With Windows NT

After installation, Windows NT Diagnostics will show the Nohau11 device driver present in the upper I/O range (FFxx). After launching Seehau, the driver is reassigned to the actual address ranges. In the Control Panel Devices window (Figure 9), you will see three columns: Device, Status, and Startup.

- Device: lists the Nohau device driver
- Status: displays **Started**
- Startup: displays Automatic

Devices				×
De⊻ice	Status	Startup		
Nohau51	Started	Automatic		Close
Nohau68	Started	Automatic		
NohauM16	Started	Automatic		<u>S</u> tart
NohauSX	Started	Automatic		
Npfs	Started	System		Stop
Ntfs	Started	Disabled		
Null	Started	System		Sta <u>r</u> tup
Oliscsi		Disabled		
Parallel	Started	Automatic		<u></u>
Parport	Started	Automatic	-	Help

Figure 9. Control Panel Devices Window

## **Configuring Address Settings With Windows 2000**

- First check your administrative privileges.
- Then check your PC for default address conflicts.

## **Checking Administrative Privileges**

- 1. Click the Start menu, and select Settings. Click Control Panel.
- **2.** From the **Control Panel**, double-click **Users and Passwords**. The Users and Passwords window opens (Figure 10).
- **3.** Click the **Advanced** tab. Now click the **Advanced** button. The Local Users and Groups window opens (Figure 11).

Users and Passwords	<u>? ×</u>
Users Advanced	,
Use the list below to grant computer, and to change p	or deny users access to your basswords and other settings.
Users must enter a user name a	and password to use this computer.
Users for this computer:	
User Name	Group
Administrator	Administrators
A <u>d</u> d	. <u>R</u> emove Properties
Password for Administrator To change the password Password.	for Administrator, click Set
	K Cancel <u>Apply</u>

Figure 10. Users and Passwords Window







Figure 12. Local Users and Groups Window with Groups Folder

- **4.** Click the Groups folder located in the left region of the window beneath Local Users and Groups.
- **5.** Double-click the Groups folder. A list of groups appears in the right region of the window (Figure 12).
- 6. Double-click Administrators. Your user name should be listed.

### Note

If you are not an administrator, ask your System Administrator to add you to this list.

Administrators Properties
General
Administrators
Description: mplete and unrestricted access to the computer/domain
Members:
S Administrator
Add
OK Cancel Apply

Figure 13. Administrator Dialog Box

## Checking Your PC for Default Address Conflicts

1. Right-click the My Computer icon on your desktop, and select **Properties**. The System Properties window opens (Figure 14).

System Properties	<u>? ×</u>
General Network Identification Hardwa	are User Profiles Advanced
Hardware Wizard The Hardware wizard helps y unplug, eject, and configure	you install, uninstall, repair, your hardware. Hardware Wizard
Device Manager The Device Manager lists all on your computer. Use the D properties of any device.	the hardware devices installed evice Manager to change the
Driver <u>S</u> igning	Device Manager
Hardware Profiles Hardware profiles provide a d different hardware configurat	way for you to set up and store ions.
	Hardware <u>P</u> rofiles
OK	Cancel Apply

Figure 14. System Properties Window



Figure 15. Device Manager Window

- 2. Click the Hardware tab. Then click Device Manager. The Device Manager window opens (Figure 15).
- **3.** In the Device Manager window, select the **View** menu. Then click **Resources by Type**. A window opens that shows the system resources (Figure 16).
- 4. Double-click Input/Output (I/O).
- 5. Check the I/O resources listed to verify that no device appears in the default address ranges.

🖳 Device Manager
Action ⊻iew 🖌 🕂 🖮 📧 😫 🛃
E      Direct memory access (DMA)
Input/output (IO)
[00000000 - 0000000F] Direct memory access controller
[00000060 - 00000060] PC/AT Enhanced PS/2 Keyboard (101/102-Key)
[00000064 - 00000064] PC/AT Enhanced PS/2 Keyboard (101/102-Key)
[00000070 - 00000071] System CMOS/real time clock
[00000072 - 0000007F] PCI bus
COUDUUU81 - UUUUU08F J Direct memory access controller
[00000093 - 0000097] PCI bus
[00000000] PCI bus
[000000EA - 000000EB] Motherboard resources
[000000E0 - 000000EE] Numeric data processor
[00000100 - 00000CF7] PCI bus
[00000120 - 00000127] Crystal WDM Audio Control Registers     [00000120 - 00000127]
🚔 [00000170 - 00000177] Secondary IDE Channel
- 🥔 [000002F8 - 000002FF] U.S. Robotics 33.6K FAX INT PnP
📃 [000003B0 - 000003BB] Diamond Multimedia Fire GL1000 Pro 🖉

Figure 16. System Resources

## **Alternative Addressing**

If you see a device present in the default address range for your emulator or trace board, do the following:

- 1. Beginning at the address 100H, scroll down to look for an unused address range:
  - 10H for any emulator board
  - 10H for the Standard Trace Board
  - 20H for the Enhanced Trace Board.
- 2. When you locate an unused address range, make a note of the base address of the range for use when configuring Seehau.
- 3. Refer to Appendix G, "Address Examples" to re-configure the base address of your board.

## Driver Troubleshooting

For details, see Chapter 8, "Troubleshooting."

- If you get a **Service or driver failed** error message when rebooting, you probably have a resource conflict.
- If you get a **create file failed** error message upon execution, the device driver did not properly start. Review the steps in this section again. You can use Windows 2000 System Properties to re-check that your port address has no conflicts.

## Nohau11 Device Driver With Windows 2000

To verify that the Nohau11 device driver is properly installed, do the following:

- 1. From the Start menu, select Programs. Select Accessories, then System Tools.
- 2. Click System Information. The System Information window opens.
- 3. Double-click the Software Environment folder.
- **4.** Double-click the Drivers folder. A list of active drivers appears (Figure 17). Refer to the **Name** column and scroll down to **nohau11**.
- 5. Verify the driver is running. In the **State** column, you should see the word **Running**. In the **Status** column, you should see **OK**.

👷 System Information					
] <u>A</u> ction ⊻iew <u>T</u> ools ] ←	→   🗈 💽	🖆 🎒 🔂 🗟 🔤	l 🖻 🙀 🔕		
Tree	Name	Description	Туре	State	Status 🔺
System Information  System Summary Hardware Resources  Group Components  Software Environment  Software Environment Variables  Softwork Connections  Network Connections  Network Connections  Services  Services  Services  Startup Programs  OLE Registration  Context Explorer 5	mspqm mup naifiltr naifsrec nbf ncrc710 ndis ndistapi nohau12 nohau16 nohau16 nohau16 nohau16 nohau262 nohau51	Microsoft Streaming Qualit Mup NaiFiltr NaiFsRec NetBEUI Protocol Ncrc710 NDIS System Driver Remote Access NDIS TAPI Remote Access NDIS WA NDIS Proxy NetBIOS Interface NetBIOS Interface NetBios over Tcpip NetDetect Nohau11 Nohau12 Nohau16 Nohau16x Nohau196 Nohau262 Nohau51	Kernel Driver File System Driver File System Driver Kernel Driver	Stopped Running Running Running Stopped Running Running Running Running Running Running Running Running Running Running Running Running Running Running Running Running Running	

Figure 17. List of Active Drivers

## **Installing Emulator Boards**

This section provides installation details for the following emulator boards: standard, 256/512 bank switch, and the EB1M bank switch.

### Note

Depending on which MCU your pod uses, the Special Function Register (SFR) block can be located at either address 0 or at address 1000. The emulator must be configured for the correct address in order to shadow the INIT register which tracks movement of the SFR block and internal RAM. For more information, refer to your emulator board's SFR base address jumper designation.

If the SFR base address jumper(s) are incorrectly configured, you will get the following error message:

INIT shadow does not match INIT register.

After you have inspected the boards for any damage, you can install the emulator board in your PC or HSP by doing the following:

- 1. Configure your emulator board jumpers. In this chapter, refer to the appropriate jumper description for your board.
- 2. Turn the power off. (Power must always be off when you plug in any PC board.)
- 3. Plug the emulator board into the ISA slot in your PC or HSP box (if not already installed).
- 4. Connect the long ribbon cable to the connector on the emulator board located at the back of the PC or HSP box. The connector has a notch on it, so you cannot insert it the wrong way. (The connectors of the ribbon cable are identical so it does not matter which end is connected to the pod or the emulator board.)
- **5.** Connect the other end of the ribbon cable from the emulator board to the pod. Close the locks on the connector over the cable.
- 6. Screw the bracket down to the PC chassis.



Figure 18. Connecting the Emulator to Your Pod Board

JB2 NORMAL O 128 SFRS	JB3 JB3 ZERO-PAGE ZERO-PAGE NORMAL REGISTERS JB4 NORMAL O I K EEPROM	
JB1 IS A SOLDERED WIRE		

Figure 19. Standard Emulator Board

## **Standard Emulator Boards**

## Note

For emulator board addressing examples, refer to Appendix G. Address Examples.

## Standard Emulator Board Description

## **Standard Emulator Board Jumpers**

Jumper Designation	Description	
JB1 (E-Clock)	Cannot be modified by the user.	
	• Factory wired in the 2.3-MHz position for 2.1-MHz and 3.3-MHz emulators.	
	• Factory wired in the 4.0-MHz position for 4.0-MHz emulators.	
JB2 (SFR block size)	<ul> <li>Set to normal position for up to 128 byte SFR block.</li> </ul>	
	• Set to 128 position for greater than 128 byte SFR block.	
JB3/JB5 (SFR base address)	Default value is set to normal.	
	• Set to normal position for MCUs with SFR block starting at 1000H.	
	• Set to zero-page position for MCUs with SFR block starting at 0H.	
	The SFR block on the following pods starts at 0H: POD–11Dx, POD–11Kx, POD–11Px, POD–11FL.	
JB4 (EEPROM)	<ul> <li>Set to normal position for up to 1K of EEPROM.</li> </ul>	
	• Set to 1K position for greater than 1K of EEPROM.	
JB6 (board address)	Used to set the address of the emulator board.	



Figure 20. EB 256/512 Bank Switch Emulator Board

## Installing the EB 256/512 Bank Switch Emulator Board Jumpers

Bank Switch	Jumpers
-------------	---------

Jumper Designation	Description
JP1 (board address)	Used to set the address of the emulator board.
JP3/JP4 (SFR base address)	<ul> <li>Set in the position shown in Figure 20 (normal) for MCUs with the SFR block starting at 1000H.</li> </ul>
	<ul> <li>Set in the opposite position as shown in Figure 20 for MCUs with the SFR block starting at address zero.</li> </ul>
	The SFR block on the following pods starts at 0H: POD–11Dx, POD–11Kx, POD–11Px, POD–11FL.
JP5 (EEPROM)	EEPROM size:
	• Set in the position shown in Figure 20 for processors with EEPROM of 2K or smaller.
	• Set in the opposite position if bigger than 2K.
JB6 (emulation memory size)	Emulation memory size is pre-set at the factory:
	• The jumper should be factory set in the position shown in Figure 20 if you have 256K of emulation memory.
	<ul> <li>The jumper should be factory set in the opposite position if you have 512K of emulation memory.</li> </ul>
JP7	In if you do not have a trace board.
	• Out if you have a trace board.



Figure 21. EB1M Emulator Board

## Installing the EB1M Emulator Board

Jumper Designation	Description
JP3 (board address)	Used to set the address of the emulator board.
JP4 (REG=SFR base address; EE=EEPROM size)	Install the Reg jumper for the following pods: POD–11Dx, POD–11Kx, POD–11Px, POD–11FL EE out for 4K EEPROM EE in for all others
E64/BSW0	<ul> <li>In BSW0 position for pods with BSW0. (POD–11KE, POD–11FL0)</li> <li>In E64 position for pods without BSW0. (For all other pods)</li> </ul>
ERR/BSW1	<ul> <li>In BSW1 position for pods with BSW1. (POD–11KE, POD–11FL0)</li> <li>In ERR position for pods without BSW1. (For all other pods)</li> </ul>
BSW TERM	<ul> <li>In for pods with BSW signals buffered. (POD–11KE, POD–11FL0)</li> <li>Out to connect external BSW signals direct. (For all other pods)</li> </ul>

## Installing and Configuring Standard Trace Boards

Trace is an optional part of an emulator system that allows you to perform more advanced debugging. The standard trace board is a full-length card that can occupy any ISA slot as long as the ribbon cable can reach from the emulator card to the trace card.

The standard trace board includes 48 bits of RAM for each trace record and can hold either 4096 or 16384 records.

## I/O Address

## Installing the Standard Trace Board with an HSP Box

If you purchased the HSP box, you can use the default address (130H) regardless of the I/O addresses used by the computer. Skip to the "Steps for Installing the Standard Trace Board" section.

## Installing the Standard Trace Board with a PC

The trace board address jumpers have been factory preset to 130H. If your system currently uses location 130H, you must find an alternate address location and make appropriate changes to the jumpers and software.

## **Alternate Addressing Examples**

Figure 22 shows several examples of how to set the jumpers on header J2. The jumper columns below are arranged the same as board jumpers. For a complete list of addressing examples, refer to Appendix G, "Address Examples."

## **Steps for Installing the Standard Trace Board**

Be sure to inspect the boards for any damage. Then with the address jumpers in place, you can install the trace board in your PC or HSP by doing the following:

- 1. Turn the power off. Power must always be off when you plug in any PC board.
- 2. Insert the trace board with the short ribbon cable connected to it.
- **3.** Connect the ribbon cable to the emulator board. Make sure that both rows of the trace cable are connected to and properly aligned with the trace header on the emulator board.

9 1	8	7	6	5	4	Hex Adr.
						100 - 10F
						110 - 11F
					•	110-111
						120 125
		•		•		120 - 126
						140 145
			•			140 - 146
						400 405
	•	•				180 - 186
			-			
-		•				200 - 20F
						300 - 30F

Figure 22. Alternate Standard Trace Addressing Examples



Figure 23. Standard Trace Board with 16K Installed, Address 130H

- **4.** Check to ensure the connector fingers of the board(s) are secured into the female connector of the PC's motherboard.
- 5. Screw the bracket down to the PC chassis.

## **Installing and Configuring Enhanced Trace Boards**

The enhanced trace board includes 64 bits of RAM for each trace record and can hold either 64K or 256K records.

## **Addressing Examples**

Figure 24 shows examples of how to set the jumpers on header JP1. Jumper columns are arranged in the same order in which the jumpers are physically located on the board. For a complete list of addressing examples, refer to Appendix G, "Address Examples."

9	8	7	6	5	Hex Adr.
:	:	:			100 - 11F
:	:	-			120 - 13F
-	:	:			140 - 15F
					180 - 19F
					180 - 19F 200 - 21F

Figure 24. Enhanced Trace Addressing Example



Figure 25. 64K/256K Enhanced Trace Board Jumpers and Headers (not to scale)

## **Factory Settings**

Board jumpers have been preset at the factory to 100H prior to shipment. Compare the jumper configurations on the boards you receive against the configurations described in Figure 25. If a jumper is installed other than as shown, refer to these figures before changing the jumper's position.

## **Steps for Installing the Enhanced Trace Board**

Be sure to inspect the boards for any damage. Then with the address jumpers in place, you can install the trace board in your PC or HSP by doing the following:

- 1. Turn the power off. Power must always be off when you plug in any PC board.
- 2. Insert the trace board with the short ribbon cable connected to it.
- **3.** Connect the ribbon cable to the emulator board. Make sure that both rows of the trace cable are connected to and properly aligned with the trace header on the emulator board.
- **4.** Check to ensure the connector fingers of the board(s) are secured into the female connector of the PC's motherboard.
- 5. Screw the bracket down to the PC chassis.

# **3** Installing the Pod Boards

This chapter provides detailed information on 10 pod board types, including:

## Pod Types

- 11DE 11KE
- 11DS 11KS
- 11E 11PE
- 11FE 11PS
- 11FL0 11S

After selecting a pod type, you will need to set up the various pod board jumpers. Refer to the section in this chapter that provides details for your pod board type including: board layout illustrations, diagrams of jumper locations, and tables describing jumper configuration options.

## How this Chapter is Organized

Pod types are listed in alphabetical order. Each pod section presents information in the following format:

- Configuration Options: Describes configuration options.
- **Illustrations**: Shows various configurations for switches and jumpers, target power and internal crystal. The illustrations throughout this chapter are representative of the pod board layout. The notations used in the illustrations might not match the silk screens on the boards.
- Special Considerations: Provides specifics about the pod's features and functions.

## **Important Notes About Pod Boards**

Read the following notes first before installing your pod board.

## **Remove Black Conducting Foam Before Using Your Pod**

When using your pod in stand-alone mode, be sure to remove any black conducting foam. This foam is usually inserted at the factory to protect pins that mate with a target adapter or a socket on your target board. The foam covers pins which protrude from the bottom of the pod or from an adapter attached to the pod. The pod will not work with the conducting foam attached and might cause damage. If you are using POD–11E–PLCC or POD–11S–PLCC, you will not have this problem. These pods do not have any pins protruding from the built-in adapter after the adapter is attached.

If you remove the pod from your target socket or target adapter and plan to store it, you will need to re-install the conducting foam to protect the exposed pins.

## Memory Mapping Requirements for Single-Chip Mode Pods

## Note

In general, map all memory to target except the address space where your code resides.

If you use a single-chip mode pod with the Windows interface software, be sure to change the memory map as described in this section. The memory mapping requirement described here should not present a problem for any user who does not move the SFRs by writing to the INIT register. The HC11s currently in production do not have enough internal program memory to cover the SFRs. However, the default memory map with the current Windows software maps all memory to the emulator regardless of pod type. This is not an issue for DOS software. When you select a single-chip mode pod, a default memory map always sets the SFRs to target mapping.

For single-chip mode pods, if Ports B, and C, (and Port F for non-multiplexed bus parts), are being used for parallel I/O pins, you must map the first 64 bytes of the SFR block to the target. These requirements also apply to the port containing the pin used for the R/W bar signal.

For A, E, F, and similar parts, you must map the range 1000 to 103F to target. For D, K, and P parts, you must map 0 to 3F to target. This requirement assumes you do not move the SFRs by writing to the INIT register.

## Avoid Setting the E/GE Pod Jumper to the E Position

Most EMUL68 pods have a strip of three jumper pins which are labeled "E" (non-gated) on one side of the strip and "GE" (gated) on the other. Unless you have a very good reason, do not set this jumper to the E position. Retain the factory default setting of GE. If you set it to the E position, expect that certain locations on your target will be written to while the emulator is in monitor mode.

If you place a jumper from the center pin to the outer pin labeled "E," E-Clock will be driven to the target at all times. This occurs whether or not the emulator is in monitor mode or emulation mode. The emulator is designed in such a way that this causes certain locations in your target space to be written when the emulator is in monitor mode (for example, if the program is not running, and the emulator's status shows "Stopped.") The commands entered in monitor mode determine which locations are destroyed.

If you place a jumper from the center pin to the outer pin labeled "GE," this gates the E-Clock signal. As a result, the E-Clock is not driven to the target in monitor mode unless an access to target memory is required to refresh or modify data mapped to the target. This position also prevents accidental writing to the target in monitor mode.
# POD-11DE

#### Overview

Use this pod if you are running the 68HC11D series MCU in expanded multiplexed mode or special test mode (external memory). This pod board has a standard 68HC711D3 or 68HC11D0 that you can replace if you want to use a different processor from the same D family.

Figure 26 shows how switches and jumpers are set when the board is shipped from the factory. The J1 connector mates with the ribbon cable from the emulator board. On the solder side of the board, the P1 connector is a 44-pin male PGA connector. This connector usually requires an adapter for target systems that have a DIP or PLCC socket. (See the EMUL68–PC Price List for further information.)



Figure 26. Location of Switches and Jumpers on the POD-11DE Board

Name	Function	Description
D1	MON	A red LED that indicates when the system is in monitor mode. MON turns off during emulation mode (Run or Go) and turns back on when a break occurs and the system returns to monitor mode.
D2	EMUL	A green LED that indicates when the system is in emulation mode. (It performs the inverse function of MON.)
D3	RES	A red LED that indicates the MCU is receiving a reset signal.
S1	RESET Switch	Resets the MCU. The S1 switch can be used instead of the target reset.

## **POD-11DE LED Indicators and Reset Switch**

## **POD-11DE Configuration Options**

Jumper Designation	Function	Description
X, X	Crystal Selection	A pair of three-pin, two-position jumper blocks used to select the source of the crystal or clock. Move jumpers as a pair:
		<ul> <li>Jumpers installed on pins closest to the INT side connect the pod clock to the MCU.</li> </ul>
		<ul> <li>Jumpers installed on the pins closest to the EXT side connect the target clock to the MCU.</li> </ul>
v	MCU Power Selection	A three-pin, two-position jumper block used to select the source of power for the MCU on the pod.
		<ul> <li>A jumper installed on the pins closest to the INT side connects pod power to the MCU.</li> </ul>
		• A jumper installed on the pins closest to the EXT side connects target power to the MCU.
GE, E	E-Clock Gating	A three-pin, two-position jumper block used to select the E-Clock gating mode:
		<ul> <li>If a jumper is installed on the pins closest to the E side, the E-Clock signal always goes to the target system (independently of emulator mode).</li> </ul>
		<b>Warning:</b> If the E-Clock goes out to the target system in monitor mode, data might accidentally be written to a memory or peripheral in the target system.
		• If a jumper is installed on pins closest to the GE side, the E-Clock only goes out to the target when the system is in emulation mode and the current address is mapped to the target. (If E is gated, there will be one shorter E pulse at the very end of the emulation mode, when a breakpoint is reached.)

Jumper Designation	Function	Description	
MOD A	Isolate MOD A	A two-pin jumper header:	
		<ul> <li>If no jumper is installed, the target system is isolated from the processor signal MOD A.</li> </ul>	
		<ul> <li>If a jumper is installed, the target system will see the processor MOD A (/LIR).</li> </ul>	
		<b>CAUTION:</b> The target system must not drive this pin. The /LIR signal is essential for emulator function.	
E0, E1	External Signals	A two-pin header. E0 and E1 connect the external signals to the emulator and are used as trace qualifiers. E0 can also be used in the breakpoint logic.	
ANB, EM	ANB, FLF, EM	A three-pin header that carries signals from the emulator and trace boards:	
		• EM is high in monitor mode and low in emulation mode.	
		• FLF goes low when the A condition goes <i>true</i> on the trace board. FLF goes high when the B condition is <i>true</i> . B is dominant; if both A and B conditions are <i>true</i> , FLF will be high. If B goes <i>false</i> and A goes <i>true</i> , FLF will go low again.	
		<ul> <li>ANB is similar to FLF except that ANB stays high after one cycle of high-low-high, independently of A and B.</li> </ul>	
JB9	Port D	An 8 by 2 jumper pin header:	
		<ul> <li>The 8-pin header closest to the center of the board carries the MCU Port D pins 0 through 5. Pins 0 through 5 designate PD0 through PD5; X designates XIRQ, I designates IRQ.</li> </ul>	
		• The 8-pin header closest to the edge of the board is connected to the trace PROBE0. External signals can be connected to these pins if jumpers to the Port D pins are removed. The input load is one ALS input (74ALS258).	
JB10	Port A	An 8 by 2 jumper pin header:	
		• The 8-pin header closest to the center of the board carries the MCU Port A pins 0 through 7. Pins 0 through 7 designate PA0 through PA7.	
		• The 8-pin header closest to the edge of the board is connected to the trace PROBE1. External signals can be connected to these pins if jumpers to the Port A pins are removed. The input load is one ALS input (74ALS258).	
P, N	PRGV	A three-pin, two-position header:	
		• A jumper installed between the middle pin and the P pin connects the MCU pin XIRQ to the externally-supplied programming voltage.	
		• A jumper installed between the middle pin and the N pin is the normal position and connects the XIRQ signal to the XIRQ pin.	
+12V	Prog. Voltage	A single pin. Connect an externally-supplied programming voltage to this pin. Used in conjunction with the PRGV header previously described. (For the voltage requirement, consult the latest documentation from the manufacturer.)	

POD-11DE	Configuration	Options	(continued)
	ooningana.ion	optionit	(commada)

# POD-11DS

Use this pod if you are running the 68HC11D series MCU in single-chip mode or special bootstrap mode (internal memory). The single-chip mode is emulated using a 68HC11D MCU running in expanded multiplexed mode with Port B, Port C, PD6 and PD7 re-created using a XILINX Logical cell array. The re-created ports have a 100-Ohm series resistor to emulate the output characteristics of the 68HC11D series. Because of limitations in the 68HC11D series MCU, PD6 and PD7 can only be used as outputs. As the 68HC11D MCU is running in expanded multiplexed mode, the MDA bit in the register HIPRIO will be one instead of zero and must not be changed.

This pod board has a standard 68HC711D or 68HC11D MCU that you can replace if it fails or if you want to use a different processor from the same D family. You might also want to change the XILINX part to an equivalent part in case of failure.

Figure 27 shows how switches and jumpers are set when the board is shipped from the factory. The J1 connector mates with the ribbon cable from the emulator board. On the solder side of the board, the P1 mates with a PGA connector on the target system. You will need to add an adapter (available from Nohau) if the target system has a DIP socket or PLCC socket.

For more information, refer to Chapter 2, "Installing the Hardware," and review details about your specific emulator board jumper configuration.



Figure 27. POD–11DS Board Configured for Target Power and Internal Crystal

Name	Function	Description
D1	MON	A red LED that indicates when the system is in monitor mode. MON turns off during emulation mode (Run or Go) and turns back on when a break occurs and the system returns to monitor mode.
D2	EMUL	A green LED that indicates when the system is in emulation mode. (It performs the inverse function of MON.)
D3	RES	A red LED that indicates the MCU is receiving a reset signal.
S1	RESET Switch	Resets the MCU. The S1 switch can be used instead of the target reset.

## **POD-11DS LED Indicators and Reset Switch**

# **POD-11DS Configuration Options**

Jumper Designation	Function	Description	
XTAL	Crystal Selection	A pair of three-pin, two-position jumper blocks used to select the source of the crystal or clock. Move jumpers as a pair:	
		<ul> <li>Jumpers installed on pins closest to the INT side connect the pod clock to the MCU.</li> </ul>	
		<ul> <li>Jumpers installed on the pins closest to the EXT side connect the target clock to the MCU.</li> </ul>	
PWR	MCU Power Selection	A three-pin, two-position jumper block used to select the source of power for the MCU on the pod.	
		<ul> <li>A jumper installed on the pins closest to the INT side connects pod power to the MCU.</li> </ul>	
		• A jumper installed on the pins closest to the EXT side connects target power to the MCU. The XILINX part is always powered from the emulator.	
MOD A	Isolate MOD A	A two-pin jumper header:	
		<ul> <li>If no jumper is installed, the target system is isolated from the processor signal MOD A.</li> </ul>	
		<ul> <li>If a jumper is installed, the target system will see the processor MOD A (/LIR).</li> </ul>	
		<b>CAUTION:</b> The target system must not drive this pin. The /LIR signal is essential for emulator function.	
E0, E1	External Signals	A two-pin header. E0 and E1 connect the external signals to the emulator and are used as trace qualifiers. E0 can also be used in the breakpoint logic.	

Jumper Designation	Function	Description	
ANB, EM	ANB, FLF, EM	A three-pin header that carries signals from the emulator and trace boards:	
		• EM is high in monitor mode and low in emulation mode.	
		• FLF goes low when the A condition goes <i>true</i> on the trace board. FLF goes high when the B condition is <i>true</i> . B is dominant; if both A and B conditions are <i>true</i> , FLF will be high. If B goes <i>false</i> and A goes <i>true</i> , FLF will go low again.	
		<ul> <li>ANB is similar to FLF except that ANB stays high after one cycle of high-low-high, independently of A and B.</li> </ul>	
PD, PB	Port D, Port B	An 8-pin by 3-pin array of jumper pins.	
		<ul> <li>The row of pins toward the center of the board carries the 68HC11D Port D pins (PD6 and PD7 re-created) and the lower row of pins carries the re-created Port B pins.</li> </ul>	
		• The middle pins are reflected on the trace setup and display as PROBE0. External signals can be connected to these pins; the input load is one ALS input (74ALS258).	
PA, PC	Port A, Port C	An 8-pin by 3-pin array of jumper pins.	
		• The row of pins toward the center of the board carries the 68HC11D Port A pins: 0 through 7 designate PA0 through PA7.	
		• The lower row of pins carries the re-created Port C pins.	
		<ul> <li>The middle row is reflected on the trace setup and display as PROBE1. External signals can be connected to these pins; the input load is one ALS input (74ALS258).</li> </ul>	
JP1	XIRQ, IRQ	A strip of two pins. Jumper J1 carries the processor signals XIRQ and IRQ. XIRQ is on the left pin, and IRQ is on the right. XIRQ is gated, so that it is always high in monitor mode.	
P, N	PRGV	A three-pin, two-position header:	
		• A jumper installed between the middle pin and the P pin connects the MCU pin XIRQ to the externally-supplied programming voltage.	
		• A jumper installed between the middle pin and the N pin is the normal position and connects the XIRQ signal to the XIRQ pin.	
+12V	Prog. Voltage	A single pin. Connect an externally-supplied programming voltage to this pin. Used in conjunction with the PRGV header previously described. (For the voltage requirement, consult the latest documentation from the manufacturer.)	

POD-11DS Configuration	Options	(continued)
------------------------	---------	-------------

# **Special Considerations for the D Family**

The special considerations described here refer to differences between the D family and the 68HC11A series, in particular the enabling and disabling of the Computer Operating Properly (COP), and the size of the BOOT ROM.

# СОР

The COP is enabled when the processor is started in expanded multiplexed mode. The emulator automatically disables the COP when the emulator is invoked, and if a RESET CHIP is issued in monitor mode (when the emulator is not emulating). The COP will be enabled again if the chip is reset during emulation.

Emulation ends when a breakpoint occurs or when emulation is forced to break, but the COP continues to run. Because monitor mode doesn't restart the COP, eventually the COP will be activated and start resetting the chip, while still in monitor mode. This will create problems for the monitor program. It is therefore important that the user code includes instructions to disable the COP at reset. The COP must be disabled within the first 64 cycles, and that the Config can only be written to once.

# **BOOT ROM**

The size of the BOOT ROM is another difference between 68HC11 D-series family chips and 68HC11 A-series chips. The procedure given later in Appendix F, "Restrictions and Differences" for copying the BOOT ROM into emulator memory refers to 68HC11 A-series chips. You can use the same procedure with 68HC11D family chips also, except that you expand the address range of the memory transfer to (BF00 – BFFF).

### INIT

The addresses of the re-created ports PB, PC, PD6 and PD7 on the POD–11DS are fixed at the default values and cannot be changed by writing to the INIT register. This only refers to the POD–11DS.

# POD-11E

Use this pod if you are running a 68HC11 processor in expanded multiplexed mode or special test mode (external memory). The following descriptions apply to the A-series and the E-series MCUs: 68HC11A0, 68HC11A1, 68HC11E0, 68HC11E1, and 68HC811E2.

For the E-series MCUs, also refer to the "Special Considerations for 68HC11 E-series" section later in this chapter.

Figure 28 shows how switches and jumpers are set when the board is shipped from the factory.



Figure 28. POD–11E Board Configured for Target Power and Internal Crystal

Jumper Designation	Function	Description
S1	E-Clock	A two-position slide switch:
		<ul> <li>If set in E position, the E-Clock signal always goes to target system, (independently of emulator mode).</li> </ul>
		• If set in GE position, clock E only goes to target in emulation mode. (If E goes to target in monitor mode, something can accidentally be written to a memory or peripheral in the target.
		<ul> <li>If E is gated, there will be one shorter E pulse at very end of the emulation mode, when a breakpoint is reached.)</li> </ul>
S2, S3	Crystal	Two 2-position slide switches.
	Selection	• If both are set in the position marked INT, the on-board pod crystal is connected to the oscillator pins.
		• If both are set in the EXT position, the crystal on the target system or target clock is connected to the oscillator pins.
S4	MCU Power Selection	A 2-position slide switch.
		• If set in INT position, the 68HC11 MCU receives power from the PC.
		• If set in EXT position, the MCU receives power from the target system.
JB1	Isolate MOD A	A two-pin jumper header:
		<ul> <li>If no jumper is installed, the target system is isolated from the processor signal MOD A.</li> </ul>
		<ul> <li>If a jumper is installed, the target system will see the processor MOD A (/LIR).</li> </ul>
		<b>CAUTION:</b> The target system must not drive this signal, because the /LIR signal is essential for emulator function.
JB2	E0, E1	A two-pin strip.
		• E0 and E1 are available for connecting external signals to the emulator and are used for the trace function.
		• E0 can also be used in the breakpoint logic.
JB3	EM, FLF, ANB	A three-row strip of pins that carries signals from the emulator and trace boards:
		• EM is high in monitor mode and low in emulation mode.
		• FLF goes low when the A condition goes <i>true</i> on the trace board and goes high when the B condition is <i>true</i> . B is dominant; if both A and B conditions are <i>true</i> , FLF will be high. If B goes <i>false</i> and A goes <i>true</i> , FLF will go low again.
		• ANB is similar to FLF except that ANB stays high after one cycle of high-low-high, independently of A and B.

# **POD-11E Configuration Options**

Jumper Designation	Function	Description
JB4	Port D	An 8-pin by 2-pin array of jumper pins.
		<ul> <li>In the upper row the first five pins, PD0 - PD5, carry the 68HC11 Port D pins. The pin on the right carries IRQ. The second pin from the right carries XIRQ. (XIRQ is gated, so that it is always high in monitor mode.)</li> </ul>
		<ul> <li>Levels connected to the lower row of pins are reflected on the trace display. The input load is one ALS input (74ALS258).</li> </ul>
		When shipped from the factory, jumpers are set between pins in the middle and lower rows, so that normally PD0 – PD5, IRQ and XIRQ will be traced.
		To trace external signals, remove jumpers and then connect external signals to the lower row of pins. JB4 is called PROBE0 in the <b>Trace Setup</b> menu and the Qualifier Register command.
JB5	Port A, Port E	An 8-pin by 3-pin array of jumper pins.
		• Upper row of pins, PA0 - PA7, carries port A signals from 68HC11.
		<ul> <li>Middle row of pins goes to trace inputs.</li> </ul>
		• Lower row of pins, PE0 - PE7, carries port E signals from 68HC11.
		When shipped from the factory, jumpers are set between pins in the upper and middle rows, so that Port A is normally traced. Users can move jumpers to the lower row, or connect external signals to the middle row. JB5 is called PROBE1 in the <b>Trace Setup</b> menu and the Qualifier Register command.
S5	RESET Switch	Resets the MCU. The S1 switch can be used instead of the target reset.
D1	Status	A red LED that indicates the MCU is receiving a reset signal.

#### Note

Connectors J2 and J3 mate with the adapter. The white line on the adapter should be aligned with the white line on the pod board.

The J1 connector mates with the ribbon cable from the emulator board. The J2 and J3 connectors mate with a socket adapter that plugs into the solder side of the pod board. Socket adapters are available for mating with a DIP or PLCC socket on the target system.

### **EPROM Programming**

#### Note

Currently Seehau is not capable of programming EPROMs. Refer to the documentation included with the EMUL68 for DOS software.

The POD–11E and POD–11S do not provide any connection for the programming voltage. Use the special adapter (Part #EMUL68–PC/PLCC52ZIF–PLCC52). This adapter has a zero insertion force socket with a connector.

# POD-11FE



Figure 29. POD–11FE Board Configured for Target Power and Internal Crystal

Use this pod if you are running the 68HC11F1 processor in expanded multiplexed mode or special test mode (external memory). This pod board has a standard 68HC11F1 that you can replace if it fails or if you want to use a different processor from the same F family.

Figure 29 shows how switches and jumpers are set when the board is shipped from the factory. The J1 connector mates with the ribbon cable from the emulator board. On the solder side of the board, the P1 connector mates with a PGA connector on the target system. You will need to add an adapter (available from Nohau) if the target system has a PLCC socket.

Name	Function	Description
D1	MON	A red LED that indicates when the system is in monitor mode. MON turns off during emulation mode (Run or Go) and turns back on when a break occurs and the system returns to monitor mode.
D2	EMUL	A green LED that indicates when the system is in emulation mode. (It performs the inverse function of MON.)
D3	RES	A red LED that indicates the MCU is receiving a reset signal.
S1	RESET Switch	Resets the MCU. The S1 switch can be used instead of the target reset.

**POD-11FE LED Indicators and Reset Switch** 

POD-11FE (	Configuration	Options
------------	---------------	---------

Jumper Designation	Function	Description	
XTAL	Crystal Selection	Two strips of three jumper pins for selecting the source of the crystal or clock.	
		<ul> <li>Jumpers installed on the pins closest to the E side means the source is in the target system.</li> </ul>	
		<ul> <li>Jumpers installed on pins closest to I side means the crystal on the pod is to be used.</li> </ul>	
PWR	MCU Power Selection	A strip of three jumper pins for selecting source of power for the MCU on the pod.	
		• A jumper installed on the pins closest to the I side means power comes from the emulator.	
		• A jumper on the pins closest to the E side means power comes from the target system.	
E, GE	E-Clock	A strip of three jumper pins.	
		<ul> <li>If a jumper is installed on the pins closest to the E side, the E-Clock signal always goes to the target system directly form the F1 chip.</li> </ul>	
		<ul> <li>If a jumper is installed on the pins closest to the GE side, the E-Clock goes through a gate that holds it low in monitor mode or if the memory is mapped to the emulator board.</li> </ul>	
		<ul> <li>If the E-Clock goes out to the target system in monitor mode, something might accidentally be written to a memory or peripheral in the target system. If E is gated, there will be one shorter E pulse at the very end of the emulation mode, when a breakpoint is reached.</li> </ul>	
W, GW	R/W Line	A strip of three pins that select the function of the R/W line.	
		<ul> <li>A jumper installed on the pins closest to W means the R/W signal to the target system will be connected directly to the R/W line on the F1 chip.</li> </ul>	
		• A jumper installed on the pins closest to GW means R/W will go through a gate that holds it high in monitor mode or if memory is mapped to the emulator board.	
MOD A	Isolate MOD A	A strip of two pins.	
		<ul> <li>If no jumper is installed, the target system will be isolated from the processor signal MOD A.</li> </ul>	
		• If a jumper is installed, the target system will see the processor MOD A (/LIR) (in which case the target system must not drive this signal because the /LIR signal is essential for the emulator function).	
E0, E1	External Signals	A two-pin strip. E0 and E1 are available for connecting external signals to the emulator and are used for the trace function. E0 can also be used in the breakpoint logic.	

Jumper Designation	Function	Description	
ANB, EM	ANB, FLF, EM	A strip of three pins that carries signals from the emulator and trace board.	
		• The pin closest to EM goes high in monitor mode and low in emulation mode.	
		• The middle pin, designated FLF, goes low when the A condition in the trace board goes <i>true</i> , and goes high when the B condition goes <i>true</i> . (B is dominant, so the FLF pin will be high if the A and B conditions are both <i>true</i> . If B goes <i>false</i> , and then A goes <i>true</i> , the FLF pin will go low again. The signal at the pin closest to ANB behaves basically the same as FLF, but stays high after one cycle of high-low-high, independently of A and B.)	
PE, PA	Port E, Port A	An 8-pin by 3-pin array of jumper pins.	
		• The row of pins toward the edge of the board carries the 68HC11F1 Port E pins: 0 through 7 designate PE0 through PE7.	
		• The row of pins toward the center of the board carries the 68HC11F1 Port A pins: 0 through 7 designate PA0 through PA7.	
		• The middle row of pins is reflected on the trace setup and display as PROBE1. External signals can be connected to these pins if the jumpers are removed; the input load is one ALS input (74ALS258). When the board leaves the factory, jumpers are installed so that port A is traced.	
PG, PD	Port G, Port D	An 8-pin by 3-pin array of jumper pins.	
		• The row of pins toward the edge of the board carries the 68HC11F1 Port G pins: 0 through 7 designate PG0 through PG7.	
		• The row of pins toward the center of the board carries the 68HC11F1 Port D pins: 0 through 5 designate PD0 through PD5. The silk screen artwork has two errors here: the pin designated PD6 should instead be X (for XIRQ), and the pin designated PD7 should instead be I (for IRQ). XIRQ is gated, so that it is always high in monitor mode.	
		• The middle row of pins is reflected on the trace setup and display as PROBE0. External signals can be connected to these pins if jumpers are removed; the input load is one ALS input (74ALS258). When the board leaves the factory, jumpers are installed so that PD0 – PD5, XIRQ and IRQ will be traced.	

<b>POD-11FE Configuration</b>	Options	(continued)
-------------------------------	---------	-------------

# Special Considerations for the 68HC11F1 MCU

When you receive the POD–11FE changes have been made to the configuration of the MCU to allow its use with the emulator. Specifically, the EEPROM has been moved to address BE00 - BFFF (because the default addresses conflict with the standard reset vector addresses and the EEPROM is also disabled), and the COP has been disabled.

## BPROT

Note that all 68HC11 F-series MCUs discussed here have a Bank Protection Register (BPROT). If you want to program the EEPROM, zeros must be written to this register. When emulating, the BPROT register should be initialized correctly by the user software. When not emulating, you can change the BPROT register by entering a value in the BPROT override field found in the **Hard-ware Configuration** dialog box. Then click **OK** or **Apply**. Anytime you reset the emulator, the BPROT register is reloaded with your override value.

## **Chip Select Logic**

The 68HC11F1 chip select logic feature will not be switched off when emulation breaks. This means that chip select signals to the target can be generated by the chip select logic even if the emulator is in monitor mode (not emulating).

# **BOOT ROM**

The size of the BOOT ROM is another difference between 68HC11F1 chips and 68HC11 A-series chips. The procedure described in Appendix F, "Restrictions and Differences," refers to copying the BOOT ROM into emulator memory for 68HC11 A-series chips. You can use the same procedure with 68HC11F1 chips, except that you expand the address range of the memory transfer to (BF00 - BFFF).

# POD-11FL0

#### Overview

This pod has a standard 68HC11FL0. Use this pod if you are running the 68HC11FL0 in expanded multiplexed mode or special test mode (external memory).

Figure 30 shows how switches and jumpers are set when the board is shipped from the factory. J1 is a connector that mates with the ribbon cable from the emulator board. The P1 connector is on the solder side of the board and mates with a four-sided dual row header that connects to an adapter. The adapter then connects to the target system.

For further information, refer to Chapter 2, "Installing the Hardware. Go to the section "Configuring the Emulator Board for Chips with Zero-Page Registers."

### **POD-11FL0 Default Positions for Jumpers**

Jumpers are configured for stand-alone operation rather than target operation. Figure 30 shows the default positions of the jumpers for the 68HC11FL0 emulation pod board.



Figure 30. POD-11FL0 Jumper Positions

Jumper Designation	Function	Description	
MON		A red LED that indicates when the system is in monitor mode. MON turns off during emulation mode (Run or Go) and turns back on when a break occurs and the system returns to monitor mode.	
EMUL		A green LED that indicates when the system is in emulation mode. (It performs the inverse function of MON.)	
RESET		A red LED that indicates the MCU is receiving a reset signal.	
AVSS, AVDD, VSYN		<ul> <li>When running in stand-alone mode, these jumpers must be in the INT (Internal) position. The pod is shipped with these jumpers in the INT position.</li> <li>When connected to a target system, these jumpers can be placed in the EVT (unternal) position to provide the system.</li> </ul>	
		power from the target system.	
XTAL	Crystal Selection	Two strips of three jumper pins for selecting the source of the crystal or clock.	
		• Jumpers installed on the pins closest to the E side means the source is in the target system.	
		<ul> <li>Jumpers installed on pins closest to I side means the crystal on the pod is to be used.</li> </ul>	
POWER	MCU Power Selection	A strip of three jumper pins for selecting source of power for the MCU on the pod.	
		<ul> <li>A jumper installed on the pins closest to the I side means power comes from the emulator.</li> </ul>	
		• A jumper on the pins closest to the E side means power comes from the target system.	
BSW0		Installed if the pod is used with EMUL68–PC/EB1M.	
BSW1	ERR	Set in BSW1 if the pod is used with EMUL68–PC/EB1M.	
W, GW	R/W Line	A strip of three pins that selects the function of the R/W line:	
		• A jumper installed on the pins closest to W means the R/W signal to the target system will be connected directly to the R/W line on the FL0 chip.	
		• A jumper installed on the pins closest to GW means R/W will go through a gate that holds it high in monitor mode or if memory is mapped to the emulator board.	
E, GE	E-Clock	A strip of three jumper pins:	
		<ul> <li>If a jumper is installed on the pins closest to the E side, the E-Clock signal always goes to the target system directly form the FL0 chip.</li> </ul>	
		• If a jumper is installed on the pins closest to the GE side, the E-Clock goes through a gate that holds it low in monitor mode or if the memory is mapped to the emulator board.	
		• If the E-Clock goes out to the target system in monitor mode, something might accidentally be written to a memory or peripheral in the target system. If E is gated, there will be one shorter E pulse at the very end of the emulation mode, when a breakpoint is reached.	

**POD-11FL0 Configuration Options** 

Jumper			
Designation	Function	Description	
ANB, FLF,	ANB, FLF, EM	A strip of three pins that carries signals from the emulator and trace board.	
EMUL		• The pin closest to EM goes high in monitor mode and low in emulation mode.	
		• The middle pin, designated FLF, goes low when the A condition in the trace board goes <i>true</i> , and goes high when the B condition goes <i>true</i> . (B is dominant, so the FLF pin will be high if the A and B conditions are both <i>true</i> . If B goes <i>false</i> , and then A goes <i>true</i> , the FLF pin will go low again. The signal at the pin closest to ANB behaves basically the same as FLF, but stays high after one cycle of high-low-high, independently of A and B.)	
ХА		These jumpers must be positioned correctly when you use the HC11FL0's internal bank switching.	
		• The jumpers are set for 32 banks and 16K bank size. For example, note that XA14 is connected to E0 and XA15 is connected to E1.	
		<ul> <li>If you require 64 banks, you must connect PG6 to BS3 (put in the jumper). Port G bit 6 must be designated to switch between the first 32 banks and the second set of 32 banks. (FL0's bank switching scheme is only set up for a maximum of 32 banks).</li> </ul>	
		<ul> <li>This jumper connects to the emulator only. To get the bank switch bit 6 to the trace, connect PG6 (use pin 5 on the FL0) to PROBE1–3 middle pin after removing the jumper. (PROBE1 is marked PD/PH.)</li> </ul>	
		<ul> <li>If you want to use 8K banks, you must connect XA13 to E0, and XA14 to E1, etc. In order to do this, you must wire wrap the pins. There is no reason to connect PD6. This pin is connected to PD6 on the FL0 (pin 3).</li> </ul>	
MOD A Pins	Isolate MOD A	Leave these pins disconnected.	
PROBE0	PA/PJ	The default jumper setting will make PA (Port A) appear under PROBE0 in the trace display. You can change jumpers to connect to PJ (Port J) or connect the middle pin to any other signal you want to trace.	
PROBE1	PD/PH	Default jumper setting will make PD (Port D and IRQ) appear under PROBE0 in the trace display. You can change jumpers to connect to PJ (Port J) or connect the middle pin to any other signal you want to trace.	

POD-11FL0	Configuration	Options	(continued)
			(

# POD-11KE

#### Overview

Use this pod if you are running the 68HC11K series in expanded multiplexed mode or special test mode (external memory). This pod board has a standard 68HC11K series MCU or 68HC711K series MCU that you can replace if it fails or if you want to use a different processor from the same K family.

#### Note

If you use K, N, or P family parts, SeehauHC11 will not work if the PAREN bit in CONFIG is set to one. Be sure to set the PAREN bit to zero. PAREN activates the PPAR pull-up assignment register.

Figure 31 shows how switches and jumpers are set when the board is shipped from the factory. The J1 connector mates with the ribbon cable from the emulator board. On the solder side of the board, the P1 connector mates with a PGA connector on the target system. You will need to add an adapter if the target system has a PLCC connector (available from Nohau).

Refer to Chapter 2, "Installing the Hardware." Go to the section that covers your specific emulator board. Then refer to the jumper label SFR base address.





Name	Function	Description
D1	MON	A red LED that indicates when the system is in monitor mode. MON turns off during emulation mode (Run or Go) and turns back on when a break occurs and the system returns to monitor mode.
D2	EMUL	A green LED that indicates when the system is in emulation mode. (It performs the inverse function of MON.)
D3	RES	A red LED that indicates the MCU is receiving a reset signal.
S1	RESET Switch	Resets the MCU. The S1 switch can be used instead of the target reset.

# **POD-11KE LED Indicators and Reset Switch**

### **POD-11KE Configuration Options**

Jumper Designation	Function	Description	
XTAL	Crystal Selection	Two strips of three jumper pins for selecting the source of the crystal or clock.	
		<ul> <li>Jumpers installed on the pins closest to the E side means the source is in the target system.</li> </ul>	
		<ul> <li>Jumpers installed on pins closest to I side means crystal on the pod is to be used.</li> </ul>	
PWR	MCU Power Selection	A strip of three jumper pins for selecting source of power for the MCU on the pod.	
		<ul> <li>A jumper installed on the pins closest to the INT side means power comes from the emulator.</li> </ul>	
		<ul> <li>A jumper on the pins closest to the EXT side means power comes from the target system.</li> </ul>	
E, GE	E Clock	A strip of three jumper pins.	
		• If a jumper is installed on the pins closed to the E side, the E-Clock signal always goes to the target system directly from the K4 chip.	
		• If a jumper is installed on the pins closest to the GE side, the E-Clock goes through a gate that holds it low in monitor mode or if the memory accessed is mapped to the emulator board. (If E-Clock goes out to the target system in monitor mode, something might accidentally be written to a memory or peripheral device in the target system.)	
		<ul> <li>If E is gated, there will be one shorter E pulse at the very end of the emulation mode, when a breakpoint is reached.</li> </ul>	
W, GW	R/W Line	A strip of three pins that selects the function of the R/W line.	
		• A jumper installed on the pins closest to W means the R/W signal to the target system is connected directly to the R/W line on the J6 chip.	
		<ul> <li>A jumper installed on the pins closest to GW means R/W will go through a gate that holds it high in monitor mode or if memory is mapped to the emulator board.</li> </ul>	

Jumper Designation	Function	Description	
MOD A	Isolate MOD A	A strip of two pins.	
		• If no jumper is installed, the target system will be isolated from the processor signal MOD A.	
		<ul> <li>If a jumper is installed, the target system will see the processor MOD A (/LIR) (in which case the target system must not drive this signal because the /LIR signal is essential for the emulation function).</li> </ul>	
PG	Port G	A part of a six-pin by two-pin array of jumper pins.	
		<ul> <li>The upper row and the leftmost pin in the lower row carries the 68HC11K Port G pins.</li> </ul>	
		• The upper row contains port pins as designated by the labels above it and the leftmost pin in the lower row carries bit 6 of Port G.	
E1, E0	External Signals	A part of a six-pin by two-pin array of jumper pins. These are the two pins in the lower row designated E0 and E1. E0 and E1 are available for connecting external signals to the emulator and are used for trace functions. E0 can also be used in the breakpoint logic. When the bank switch emulator is used E0 and E1 also duplicates as the E0 and E1 inputs.	
B0, B1	Bank Switch Select Input	A part of a six-pin by two-pin array. These are the two pins in the lower row designated B0 and B1. They are used with the bank switch emulator as BSW0 and BSW1 inputs.	
ANB, EM	ANB, FLF, EM	A strip of three pins that carries signals from the emulator and trace board.	
		• The pin closest to EM goes high in monitor mode and low in emulation mode.	
		• The middle pin, designated FLF, goes low when the A condition in the trace board goes <i>true</i> , and goes high when the B condition goes <i>true</i> . (B is dominant, so the FLF pin will be high if the A and B conditions are both <i>true</i> . If B goes <i>false</i> , and then A goes <i>true</i> , the FLF pin will go low again.)	
		<ul> <li>The signal at the pin closest to ANB behaves basically the same as FLF, but stays high after one cycle of high-low-high, independently of A and B.</li> </ul>	
PE, PA	Port E, Port A	An 8-pin by 3-pin array of jumper pins.	
		• The row of pins toward the edge of the board carries the 68HC11K Port A pins: 0 through 7 designate PA0 through PA7.	
		• The row of pins toward the center of the board carries the 68HC11K Port E pins: 0 through 7 designate PE0 through PE7.	
		• The middle row of pins is reflected on the trace setup and display as PROBE1. External signals can be connected to these pins if the jumpers are removed; the input load is one ALS input (74ALS258). When the board leaves the factory, jumpers are installed so that Port A is traced.	

POD-11KE Configuration Options (continued)

Jumper Designation	Function	Description	
PH, PD	Port H, Port D	An 8-pin by 3-pin array of jumper pins.	
		• The row of pins toward the edge of the board carries the 68HC11K Port D pins: 0 through 5 designate PD0 through PD5. The pin following PD5 is the XIRQ pin and the next pin is the IRQ pin from, the MCU. XIRQ is gated and will always be high when in monitor mode.	
		• The row of pins toward the center of the board carries the 68HC11K Port H pins: 0 through 7 designated PH0 through PH7.	
		<ul> <li>The middle row of pins is reflected on the trace setup and display as PROBE0. External signals can be connected to these pins if jumpers are removed; the input load is one ALS input (74ALS258). When the board leaves the factory, jumpers are installed so that PD0 – PD5, XIRQ and IRQ will be traced.</li> </ul>	
PRGV	Select XIRQ Input	A strip of three pins that is used to connect the programming voltage to the XIRQ pin of the 68HC711K4 chip.	
		<ul> <li>In the P position the +12V pin (see Figure 31) will be connected to XIRQ and you can program the EPROM of the MCU.</li> </ul>	
		<ul> <li>In the N position the XIRQ of the MCU will be connected to the XIRQ from the target system.</li> </ul>	
+12V	Vpp	A single pin. Apply the externally supplied programming voltage here. For the voltage requirement, consult the latest documentation from Motorola.	
JB1		This five-pin by two-pin array of jumper pins is used to control some timing parameters of the POD–11KE and should never be changed except on explicit instruction from Nohau.	

<b>POD-11KE</b> Configuration	<b>Options</b>	(continued)
-------------------------------	----------------	-------------

# POD-11KS

This pod board is used to emulate the Motorola microcontrollers 68HC11K series in single-chip mode.

Single chip mode is emulated using a 68HC11K MCU running in expanded multiplexed mode with Port B, Port C, Port F, and PG7 re-created using a XILINX Logical cell array. The re-created ports have a 100-ohm series resistor to emulate the output characteristics of the 68HC11K series.

Refer to Chapter 2, "Installing the Hardware." Go to the section that covers your specific emulator board. Then refer to the jumper label SFR base address.

Figure 32 shows how switches and jumpers are set when the board is shipped from the factory. The J1 connector mates with the ribbon cable from the emulator board. On the solder side of the board, the P1 connector mates with a PGA connector on the target system. You will need to add an adapter if the target system has a PLCC connector (available from Nohau).

The pod board has a standard 68HC11K series MCU. You can replace the part in case of failure, or if you want to use another part in the same K family. You can also change the XILINX part to an equivalent part in case of failure.



Figure 32. POD–11KS Board Configured for Target Power and Internal Crystal

Name	Function	Description
D1	MON	A red LED that indicates when the system is in monitor mode. MON turns off during emulation mode (Run or Go) and turns back on when a break occurs and the system returns to monitor mode.
D2	EMUL	A green LED that indicates when the system is in emulation mode. (It performs the inverse function of MON.)
D3	RES	A red LED that indicates the MCU is receiving a reset signal.

## **POD-11KS LED Indicators**

### **POD-11KS Configuration Options**

The POD–11KS has three jumpers for power and crystal connection to the 68HC11K series chip on the board.

Jumper Designation	Function	Description
EXTAL, XTAL	Crystal Selection	Jumpers marked EXTAL and XTAL determine if the crystal or clock is in the target system, or the crystal on the pod is used. The jumpers should be in the right position for the crystal on the pod board (I), and in the left position for target supplied crystal or clock (E).
PWR	MCU Power	The jumper marked Pwr is used for power to the on board MCU chip.
	Selection	• If the power is to be supplied from the emulator, the jumper should be in the right position (INT).
		<ul> <li>If power is to come from the target system, the jumper should be in the left position (EXT).</li> </ul>
		• The XILINX part that re-creates PB, PC, PF is always powered from the emulator.
MOD A	Isolate MOD A	The jumper MOD A is used to isolate the target system from the processor signal MOD A. If the jumper is in, the target system will see the processor signal MOD A (/LIR). The target system must not drive this signal, since the /LIR signal is essential for the emulator function. This jumper should normally be out.
E1, E0	External Signals	The jumper pins marked E0 – E1 are used to connect external signals to the emulator. These are used for the trace function. The left pin, E0, can also be used in the breakpoint logic.
EM	ANB, FLF, EM	The jumper marked EM carries signals from the emulator and trace board.
		• The left pin EM is high in monitor mode, and low in emulation mode.
		• The middle pin FLF, goes low, when A condition goes <i>true</i> in the trace board, and goes high when the B condition is <i>true</i> . B is dominant, so if both A and B conditions are <i>true</i> , the signal will be high. If B goes <i>false</i> , and then A goes <i>true</i> , the pin will go low again.
		• The right pin ANB does basically the same as FLF, but stays high after one cycle of high-low-high independent of A and B.

Jumper Designation	Function	Description	
PA, PG	Port A, Port G	<ul> <li>The upper row of pins on jumper block PA/PG carries the 68HC11K chip Port A pins.</li> </ul>	
		<ul> <li>The lower row of pins carries the Port G pins. PA0 and PG0 are on the left, and PA7 and PG7 are on the right.</li> </ul>	
		• The middle pins are reflected on the trace display. The board is delivered with jumpers, so that PA0-PA7 will be traced. External signals can be connected to the middle pins if the jumpers to Port A are removed. The input load is one ALS input (74ALS258).	
PD, PH	Port D, Port H	<ul> <li>The upper row of pins on jumper block PD/PH carries the 68HC11K chip Port D pins plus XIRQ/ and IRQ/.</li> </ul>	
		• The lower row of pins carries the Port H pins. PD0 and PH0 are on the left, and IRQ/ and PH7 are on the right.	
		• The middle pins are reflected on the trace display. The board is delivered with jumpers, so that PD0-PD5, XIRQ/ and IRQ/ will be traced. External signals can be connected to the middle pins if the jumpers to Port D are removed. The input load is one ALS input (74ALS258).	
PRGV	Select XIRQ Input	The jumper PRGV is used to select if the MCU pin XIRQ will be connected to programming voltage (left P position), or in normal position (right N position). The pin +12V is used for the externally supplied programming voltage. Refer to the latest documentation from Motorola for the voltage requirement.	
PC/PB, PE/PF	Ports C, B and Ports E, F	Jumper blocks PC/PB and PE/PF carry the corresponding port pins with pin 0 on the left and pin 7 on the right.	
JB1		Jumper block JB1 is factory set and should not be changed.	
S1	Reset	Resets the MCU. The S1 switch can be used instead of the target reset.	

POD-11KS	Configuration	Options	(continued)
	ooningaration	optionio	(oonanaca)

#### Port G Bit 7 Must be Used As an Output

If you use POD–11KS or POD–11PS, Port G bit 7 must be used as an output, and not as an input. This is a limitation in the design of the emulator. For expanded mode pods, this limitation does not apply.

# Special Considerations for 68HC711K4 and 68HC11K1

When you receive the POD–11KE or POD–11KS, certain changes have been made to the configuration of the MCU to allow its use with the emulator. Specifically, the EPROM has been disabled. If you decide to configure a new 68HC711K4 or 68HC11K1 chip for use by EMUL68, refer to the "Changing the Pod MCU," section found later in this chapter.

# N and P Family Users: Set PAREN Bit in the Config Register to Zero

If you use K, N or P family parts, SeehauHC11 will not work if the PAREN bit in CONFIG is set to 1. Be sure to set it to zero. PAREN activates the PPAR pull-up assignment register.

# **BPROT Register**

All 68HC11K series MCUs discussed here have a Bank Protection Register (BPROT). If you want to program the EEPROM, zeros must be written to this register. When emulating, the BPROT register should be initialized correctly by the user software. When not emulating, you can change the BPROT register by entering a value in the BPROT override field found in the **Hardware Con-figuration** dialog box. Then click **OK** or **Apply**. Anytime you reset the emulator, the BPROT register is reloaded with your override value.

# **INIT2** Command

INIT2 is a register at address 0037H in the register area. INIT2 is used to move the EEPROM to an address other than 0D80H. You can change the address to xD80H, where x ranges from 0 to F. In this case, you need to communicate to the emulator that EEPROM is at the new address. If not, SeehauHC11 will fail if it tries to stop emulation when the processor is executing code within the EEPROM. Use the INIT2 command to set this up correctly. It is not possible to change this command every time something is written to INIT2. Alternatively, the emulator should be set to the default value for INIT2.

# POD-11PE

Use this pod if you are running the 68HC11P or PH series in expanded multiplexed mode or special test mode (external memory). This pod board has a standard 68HC11P or PH that you can replace if it fails or if you want to use a different processor from the same P family.

Figure 33 shows how switches and jumpers are set when the board is shipped from the factory. The J1 connector mates with the ribbon cable from the emulator board. On the solder side of the board, the P1 connector mates with a PGA connector on the target system. You will need to add an adapter (available from Nohau) if the target system has a PLCC connector.

#### Note

The POD–11PE is a modified POD–11KE. Therefore the silk screen on the pod is labeled as POD–11KE.

Refer to Chapter 2, "Installing the Hardware." Go to the section that covers your specific emulator board. Then refer to the jumper label SFR base address.





Name	Function	Description
D1	MON	A red LED that indicates when the system is in monitor mode. MON turns off during emulation mode (Run or Go) and turns back on when a break occurs and the system returns to monitor mode.
D2	EMUL	A green LED that indicates when the system is in emulation mode. (It performs the inverse function of MON.)
D3	RES	A red LED that indicates the MCU is receiving a reset signal.
S1	RESET Switch	Resets the MCU. The S1 switch can be used instead of the target reset.

## **POD-11PE LED Indicators and Reset Switch**

## **POD-11PE Configuration Options**

Jumper Designation	Function	Description
XTAL	Crystal Selection	Two strips of three jumper pins for selecting the source of the crystal or clock:
		<ul> <li>Jumpers installed on the pins closest to the E side means the source is in the target system.</li> </ul>
		<ul> <li>Jumpers installed on pins closest to I side means crystal on the pod is to be used.</li> </ul>
PWR	MCU Power Selection	A strip of three jumper pins for selecting source of power for the MCU on the pod:
		• A jumper installed on the pins closest to the INT side means power comes from the emulator.
		<ul> <li>A jumper on the pins closest to the EXT side means power comes from the target system.</li> </ul>
E, GE	E-Clock	A strip of three jumper pins:
		<ul> <li>If a jumper is installed on the pins closed to the E side, the E-Clock signal always goes to the target system directly from the MCU</li> </ul>
		<ul> <li>If a jumper is installed on the pins closest to the GE side, the E-Clock goes through a gate that holds it low in monitor mode or if the memory accessed is mapped to the emulator board. (If E-Clock goes out to the target system in monitor mode, something might accidentally be written to a memory or peripheral device in the target system.)</li> </ul>
		<ul> <li>If E is gated, there will be one shorter E pulse at the very end of the emulation mode, when a breakpoint is reached.</li> </ul>

Jumper Designation	Function	Description
W, GW	R/W Line	A strip of three pins that selects the function of the R/W line.
		• A jumper installed on the pins closest to W means the R/W signal to the target system will be connected directly to the R/W line on the J6 chip.
		• A jumper installed on the pins closest to GW means R/W will go through a gate that holds it high in monitor mode or if memory is mapped to the emulator board.
MOD A	Isolate MOD A	A strip of two pins. If no jumper is installed, the target system will be isolated from the processor signal MOD A. If a jumper is installed, the target system will see the processor MOD A (/LIR) (in which case the target system must not drive this signal because the /LIR signal is essential for the emulation function).
PG	Port G	A part of a six-pin by two-pin array of jumper pins. The upper row and the leftmost pin in the lower row carries the 68HC11P or PH series Port G pins. The upper row contains port pins as designated by the labels above it and the leftmost pin in the lower row carries bit 6 of Port G.
E1, E0	External Signals	A part of a six-pin by two-pin array of jumper pins. These are the two pins in the lower row designated E0 and E1.
		<ul> <li>E0 and E1 are available for connecting external signals to the emulator and are used for trace functions.</li> </ul>
		• E0 can also be used in the breakpoint logic. When the bank switch emulator is used E0 and E1 also duplicates as the E0 and E1 inputs.
B0, B1	Bank Switch Select Input	A part of a six-pin by two-pin array. These are the two pins in the lower row designated B0 and B1. They are used with the bank switch emulator as BSW0 and BSW1 inputs.
ANB, EM	ANB, FLF, EM	A strip of three pins that carries signals from the emulator and trace board.
		• The pin closest to EM goes high in monitor mode and low in emulation mode.
		• The middle pin, designated FLF, goes low when the A condition in the trace board goes <i>true</i> , and goes high when the B condition goes <i>true</i> . (B is dominant, so the FLF pin will be high if the A and B conditions are both <i>true</i> . If B goes <i>false</i> , and then A goes <i>true</i> , the FLF pin will go low again.)
		<ul> <li>The signal at the pin closest to ANB behaves basically the same as FLF, but stays high after one cycle of high-low-high, independently of A and B.</li> </ul>

**POD-11PE Configuration Options (continued)** 

Jumper		
Designation	Function	Description
PE, PA	Port E, Port A	An 8-pin by 3-pin array of jumper pins.
		• The row of pins toward the edge of the board carries the 68HC11P series Port A pins: 0 through 7 designate PA0 through PA7.
		• The row of pins toward the center of the board carries the 68HC11P series Port E pins: 0 through 7 designate PE0 through PE7.
		• The middle row of pins is reflected on the trace setup and display as PROBE1. External signals can be connected to these pins if the jumpers are removed; the input load is one ALS input (74ALS258). When the board leaves the factory, jumpers are installed so that Port A is traced.
PH, PD	Port H, Port D	An 8-pin by 3-pin array of jumper pins.
		• The row of pins toward the edge of the board carries the 68HC11P series Port D pins: 0 through 5 designate PD0 through PD5. The pin following PD5 is the XIRQ pin and the next pin is the IRQ pin from, the MCU. XIRQ is gated and will always be high when in monitor mode.
		• The row of pins toward the center of the board carries the 68HC11P series Port H pins: 0 through 7 designated PH0 through PH7.
		<ul> <li>The middle row of pins is reflected on the trace setup and display as PROBE0. External signals can be connected to these pins if jumpers are removed; the input load is one ALS input (74ALS258). When the board leaves the factory, jumpers are installed so that PD0 – PD5, XIRQ and IRQ will be traced.</li> </ul>
PRGV	Select XIRQ Input	A strip of three pins that is used to connect the programming voltage to the XIRQ pin of the 68HC711KP series MCU.
		<ul> <li>In the P position the +12V pin (see Figure 33) will be connected to XIRQ and you can program the EPROM of the MCU.</li> </ul>
		<ul> <li>In the N position the XIRQ of the MCU will be connected to the XIRQ from the target system.</li> </ul>
+12V	Vpp	A single pin. Apply the externally supplied programming voltage here. For the voltage requirement, consult the latest documentation from Motorola.
JB1		This five-pin by two-pin array of jumper pins is used to control some timing parameters of the POD–11PE and should never be changed except on explicit instruction from Nohau.

POD-11PE	Configuration	Options	(continued)
	ooningaradon	options	(oonanaca)

# Support Added for the 68HC11PH8 on Release 5.2B—Requires EPROM Version 2.4

The 68HC(7)11PH8 is now supported. EPROM version 2.4 is required. If your emulator does not have Version 2.4 you can contact Nohau or program an EPROM using a file provided by Nohau.

The Motorola S1 record file called COM24.S1 should be used with a 27C64-70 EPROM. The program's memory range is A000 to BFFF.

# CAUTION

The emulator will not work if you relocate the 2K internal RAM on the 68HC11PH8 to 3000, 4000, 5000, 6000, or 7000, or if you relocate the internal EEPROM to 4D00 or 5D00.

# POD-11PS

#### Overview

This pod board is used to emulate the Motorola microcontrollers 68HC11P and 68HC711PH series in single-chip mode.

#### Note

If you use K, N, or P family parts, SeehauHC11 will not work if the PAREN bit in CONFIG is set to 1. Be sure to set the PAREN bit to zero. PAREN activates the PPAR pull-up assignment register.

Single-chip mode is emulated using a 68HC11P or PH series MCU running in expanded multiplexed mode with Port B, Port C, Port F, and PG7 re-created using a XILINX Logical cell array. The re-created ports have a 100-Ohm series resistor to emulate the output characteristics of the 68HC11P or PH.

#### Note

The POD–11PS is a modified POD–11KS. Therefore the silk screen on the pod is labeled as POD–11KS.

Refer to Chapter 2, "Installing the Hardware." Go to the section that covers your specific emulator board. Then refer to the jumper label SFR base address.

The J1 connector on the left side of the board is used to connect the pod with a ribbon cable to the emulator board.

The P1 connector on the solder side of the board is used to connect the pod to a target system with a PGA connector. If the target system has a PLCC socket, an adapter has to be used (available from Nohau).

The pod board has a standard 68HC11P or PH series MCU. You can replace the part in case of failure, or if you want to use another part in the same P or PH family. You can also change the XILINX part to an equivalent part in case of failure.

Name	Function	Description
D1	MON	A red LED that indicates when the system is in monitor mode. MON turns off during emulation mode (Run or Go) and turns back on when a break occurs and the system returns to monitor mode.
D2	EMUL	A green LED that indicates when the system is in emulation mode. (It performs the inverse function of MON.)
D3	RES	A red LED that indicates the MCU is receiving a reset signal.

### **POD-11PS LED Indicators**

<b>POD-11PS Configuration</b>	Options
-------------------------------	---------

Jumper Designation	Function	Description
EXTAL, XTAL	Crystal Selection	Jumpers marked EXTAL and XTAL determine if the crystal or clock is in the target system, or the crystal on the pod is used:
		• The jumpers should be in the right position for the crystal on the pod board (I).
		• The jumpers should be in the left position for target supplied crystal or clock (E).
PWR	MCU Power	The jumper marked PWR is used for power to the on board MCU:
	Selection	<ul> <li>If the power will be supplied from the emulator, the jumper should be in the right position (INT).</li> </ul>
		<ul> <li>If power will be supplied from the target system, the jumper should be in the left position (EXT).</li> </ul>
		<ul> <li>The XILINX part that re-creates PB, PC, PF is always powered from the emulator.</li> </ul>
MOD A	Isolate MOD A	The jumper MOD A is used to isolate the target system from the processor signal MOD A.
		If the jumper is in, the target system will see the processor signal MOD A (/LIR). The target system must not drive this signal, since the /LIR signal is essential for the emulator function. This jumper should normally be out.
E1, E0	External Signals	The jumper pins marked E0 – E1 are used to connect external signals to the emulator. These are used for the trace function. The left pin, E0, can also be used in the breakpoint logic.
EM	ANB, FLF, EM	The jumper marked EM carries signals from the emulator and trace board.
		• The left pin EM is high in monitor mode, and low in emulation mode.
		• The middle pin FLF, goes low, when A condition goes <i>true</i> in the trace board, and goes high when the B condition is <i>true</i> . B is dominant, so if both A and B conditions are <i>true</i> , the signal will be high. If B goes <i>false</i> , and then A goes <i>true</i> , the pin will go low again.
		<ul> <li>The right pin ANB does basically the same as FLF, but stays high after one cycle of high-low-high independent of A and B.</li> </ul>
PA, PG	Port A, Port G	• The upper row of pins on jumper block PA/PG carries the 68HC11P series MCU Port A pins, and the lower row of pins carries the Port G pins. PA0 and PG0 are on the left, and PA7 and PG7 are on the right.
		• The middle pins are reflected on the trace display. The board is delivered with jumpers, so that PA0-PA7 will be traced. External signals can be connected to the middle pins if the jumpers to Port A are removed. The input load is one ALS input (74ALS258).

Jumper Designation	Function	Description
PD, PH	Port D, Port H	<ul> <li>The upper row of pins on jumper block PD/PH carries the 68HC11P series MCU Port D pins plus XIRQ/ and IRQ/.</li> </ul>
		<ul> <li>The lower row of pins carries the Port H pins. PD0 and PH0 are on the left, and IRQ/ and PH7 are on the right.</li> </ul>
		• The middle pins are reflected on the trace display. The board is delivered with jumpers, so that PD0-PD5, XIRQ/ and IRQ/ will be traced. External signals can be connected to the middle pins if the jumpers to Port D are removed. The input load is one ALS input (74ALS258).
PRGV	Select XIRQ Input	The jumper PRGV is used to select if the MCU pin XIRQ will be connected to programming voltage (left P position), or in normal position (right N position). The pin +12V is used for the externally supplied programming voltage. Consult the latest documentation from Motorola for the voltage requirement.
PC/PB, PE/PF	Ports C, B and Ports E, F	Jumper blocks PC/PB and PE/PF carry the corresponding port pins with pin 0 on the left and pin 7 on the right.
JB1		Jumper block JB1 is factory set and should not be changed.
S1	Reset	Resets the MCU. The S1 switch can be used instead of the target reset.

POD-11PS Configuration Options (continued)





#### Port G Bit 7 Must be Used as an Output

If you use a POD–11PS, Port G bit 7 must be used as an output, and not as an input. This is a limitation in the design of the emulator. For expanded mode pods, this limitation does not apply.

#### Support Added for the 68HC11PH8 MCU on Release 5.2B— Requires EPROM Version 2.4

The 68HC(7)11PH8 is now supported. EPROM version 2.4 is required. If your emulator does not have Version 2.4 you can contact Nohau or program an EPROM using a file provided by Nohau.

The Motorola S1 record file called COM24.S1 should be used with a 27C64-70 EPROM. The program's memory range is A000 to BFFF.

## CAUTION

The emulator will not work if you relocate the 2K internal RAM on the PH8 to 3000, 4000, 5000, 6000, or 7000, or if you relocate the internal EEPROM to 4D00 or 5D00.

# POD-11S

#### Overview

Use this pod if you are running a 68HC11 processor in single-chip mode or in special bootstrap mode (internal memory). The following descriptions apply to A-series and E-series MCUs.

For the E9 and 811E2, also refer to the section "Special Considerations for 68HC11 E-series" later in this chapter.

Figure 35 shows how switches and jumpers are set when the board is shipped from the factory.

# **Changing the Pod MCU**

Pod boards contain the 68HC11A1 PLCC chip. To change the pod PLCC chip to the 68HC11E0, 68HC11E1, 68HC811E2, or 68HC11E9 PLCC part, the QILEXT-1 extractor tool is recommended.



Figure 35. POD–11S Board Configured for Target Power and Internal Crystal
POD-11S	Configuration	Options
---------	---------------	---------

Jumper Designation	Function	Description
S1, S2	Crystal	Two 2-position slide switches:
	Selection	<ul> <li>If both are set in the position marked INT, the on-board pod crystal is connected to the oscillator pins.</li> </ul>
		• If both are set in the EXT position, the crystal on the target system or clock is connected to the oscillator pins.
S3	MCU Power	A two-position slide switch:
	Selection	• If set in INT position, the 68HC11 CPU receives power from the PC.
		• If set in EXT position, the CPU receives power from the target system.
JB1	EM, FLF, ANB	A three-row strip of pins that carries signals from the emulator and trace boards.
		• EM is high in monitor mode and low in emulation mode. <b>Note:</b> On some boards this pin is incorrectly labeled EN.
		• FLF goes low when the A condition is <i>true</i> on the trace board and goes high when the B condition is <i>true</i> . B is dominant; so if both A and B conditions are <i>true</i> , FLF will be high. If B goes <i>false</i> and A is <i>true</i> , FLF will go low again.
		<ul> <li>ANB is similar to FLF, except that ANB stays high after one cycle of high-low-high, independently of A and B.</li> </ul>
JB2	E0, E1	A two-pin strip. E0 and E1 are available for connecting external signals to the emulator and are used for the trace function. E0 can also be used in the breakpoint logic.
JB4, JB3	Port A, Port C	JB4 is an 8-pin by 3-pin array of jumper pins:
		• The lower row, PA0 – PA7, carries the 68HC11 Port A pins.
		• The upper row, PC0 – PC7, carries the Port C signals coming from the 68HC24. The 68HC24 is used to emulate Port B, Port C, STRA and STRB. The level connected to the middle row of pins is reflected on the trace display. The input load is one ALS input (74ALS258).
		• When shipped from the factory, jumpers are set up between pins in the middle and lower rows so that normally Port A will be traced. To trace Port C instead of Port A, move the jumpers, and connect the pins in the middle and upper rows. To trace external signals, connect the pins in the middle row in place of the jumpers.
		• JB4 is called PROBE0 in the <b>Trace Setup</b> menu and the Qualifier Register command.
		• JB3 is a single row of eight pins that carries Port E signals. To trace them, connect external wires between the PE0 – PE7 pins and the middle row of pins on JB4.

Jumper Designation	Function	Description
JB5	Port D, Port B	An 8-pin by 3-pin array of jumper pins.
		<ul> <li>In the upper row of pins, PB0 – PB7 carry the Port B signals from the 68HC24.</li> </ul>
		<ul> <li>The middle row of pins goes to the trace inputs. In the lower row of pins, PD0 – PD5 come from the 68HC11.</li> </ul>
		• STRA and STRB come from the 68HC24.
		<ul> <li>When shipped from the factory, jumpers are set up between pins in the middle and lower rows. You can move the jumpers to the upper row, or connect external signals to the middle row.</li> </ul>
		JB5 is called PROBE1 in the <b>Trace Setup</b> menu and the Qualifier Register command.
S4	<b>RESET Switch</b>	Resets the MCU. The S1 switch can be used instead of the target reset.
D1	Status	An LED that lights when the emulator is running. After power is supplied from the emulator, the LED stays off until emulation is started. The LED turns off when a breakpoint is reached, and the system returns to monitor mode.

POD-11S	Configuration	Options	(continued)
	Janadia	optionio	(oonanaoa)

#### Note

Connectors J2 and J3 mate with the adapter. The white line on the adapter should be aligned with the white line on the pod board.

The J1 connector mates with the ribbon cable from the emulator board. The J2 and J3 connectors mate with a socket adapter that plugs into the solder side of the pod board. Socket adapters are available for mating with a DIP or PLCC socket on the target system.

# Using EMUL68 with an HC(7)11E20 MCU

The EMUL68 emulator will not function if an E20 MCU is inserted into the CPU socket on the pod and the ROMON bit in the chip's CONFIG register is set to 1. This is caused by the very large on-chip ROM on the HC11E20 (EPROM on the HC711E20).

There is currently no way to change the ROMON bit for an E20 chip from 1 to 0 when using a Nohau emulator. The emulator is not functional with ROMON set to 1.

If you want to use an actual E20 chip in the Nohau pod, you must set the ROMON bit to zero before inserting the chip into the pod. This can be done with a Motorola EVS for the E series, and some universal programmers. Most Motorola distributors should be able to perform this service for you. Alternatively, you can use an HC11E0, E1 or E9 in the pod. These parts have 512 bytes of on-chip RAM as opposed to 768 for the E20; this is the only known difference. If you use the extra 256 bytes of RAM from 200 to 2FF, you might be able to map the memory space to emulation memory and let the emulator's RAM emulate the extra 256 bytes. Since the standard emulator board's mapper resolution is 4K, you will need to map the entire area from 0 to 0FFF to emulation memory to do this. This strategy will not work if you have a memory map device in the 0 to 0FFF range.

The EMUL68 emulator cannot currently program the EPROM on an HC711E20; the EPROM must be enabled in order to program it. Until a strategy to program the E20 with an EMUL68 emulator can be found, use a Motorola EVS or a suitable universal programmer instead.

# **Special Considerations for 68HC11 E-Series**

The following describes some special considerations for the -811E2 and -E9, -E0, -E1 versions in POD-11S and POD-11E.

# **BPROT Register**

Note that all 68HC11 E-series MCUs discussed here have a Bank Protection Register (BPROT). If you want to program the EEPROM, zeros must be written to this register. When emulating, the BPROT register should be initialized correctly by the user software. When not emulating, you can change the BPROT register by entering a value in the BPROT override field found in the **Hard**-**ware Configuration** dialog box. Then click **OK** or **Apply**. Anytime you reset the emulator, the BPROT register is reloaded with your override value.

# **EEPROM Programming**

The EEPROM is automatically programmed when data is written within the EEPROM area by the emulator. The only requirement is that the BPROT register enables programming and EEPROM is enabled. If you frequently need to program new devices, Nohau provides a ZIF socket adapter to prevent the socket on the pod from wearing out prematurely.

# **EPROM Programming**

#### Note

Currently Seehau is not capable of programming EPROMs. Refer to the documentation included with the EMUL68 for DOS software.

The POD–11E and POD–11S do not provide any connection for the programming voltage. Use the special adapter (Part #EMUL68–PC/PLCC52ZIF–PLCC52). This adapter has a zero insertion force socket with a connector.

# Using the Watchdog COP Reset

Due to the extra capacitance that is on the reset line of the pod boards, the COP reset will not operate correctly when the pod is working in stand-alone mode. To correct this limitation, you can attach a 10-kohm pull-up resistor to the reset line. When the COP resets the processor, it will output a low level on the reset line for four E cycles and then release the reset line. Two E cycles later, the MCU monitors the reset line again. If the reset line is still low, it is considered to be an external reset. If it is high, it is considered to be a COP reset. If the pull-up is not used, the capacitance will keep the reset line low during these two E cycles, and the processor will consider it an external reset.

Refer to the following table for adding the 10K-Ohm pull-up resistor to your pod board.

Pod Type	IC #	Pin #	to Pin #
POD-11DE	U10	2	14
POD-11DS	U9	2	14
POD-11E	U6	9	14
POD-11FE	U9	2	14
POD-FL0	U8	7	20
POD-11KE	U9	2	14
POD-11KS	U2	2	14
POD-11PE	U9	2	14
POD-11PS	U2	2	14
POD-11S	U3	2	14

# **Pull-Up Chart**

# Changing the Pod MCU

#### Overview

There are several reasons you might want to install a new MCU in your pod board:

- For more accurate emulation, you might want to install an MCU that is identical to the one in your target.
- The pod's MCU might be damaged.
- You might want to program the MCU for use on your target without the emulator.

# Installing and Configuring the New MCU

#### Note

If you have a POD–11DE or 11DS, do **Step 1** only.

For all other chips, do **Step 1**. Then try starting the emulator. If you do not receive any error messages, you can skip **Step 2** through **Step 9**.

If you do receive error messages, do the following steps.

If your new MCU contains EPROM, you will need to disable the EPROM before the chip can be used in your emulator. Do the following steps:

- 1. Remove the existing MCU. Then install the new MCU. To remove the pod MCU in the PLCC chip package, use the QILEXT-1 extractor tool. (Refer to the Nohau Price List for further details about this tool.)
- 2. From the Start menu, select **Programs**. Then select the Seehau HC11 program group, and click **Reconfig**. The **Emulator Configuration Communications** dialog box opens.
- **3.** Go to Region 3, **Processor Type**, and verify that the processor type matches your new MCU. Then click **Next** until the **Hdw Config** dialog box appears.
- **4.** In the **Hdw Config** dialog box, select the **Test Mode after Reset** option. Then click **Finish**. Now start Seehau HC11.
- **5.** From the Register window, right-click to open the Local menu. Click **Add Special Register**. The SFR window opens.
- 6. Double-click **Special**, and a list of registers appears. If listed, click the BPROT register. In the lower right region of the SFR window, the current BPROT value appears. Enter zero in the **Value** field. Then click **Change**.
- 7. From the register list on the left side of the SFR window, scroll down and double-click **CONFIG**.

Review the following configuration bits and set appropriate values as follows:

- **EEON bit**: If the MCU EEPROM is located in the reset vector region, you must set the EEON bit to zero.
- **ROMON bit**: Set the ROMON bit to zero to diable the EPROM.
- NOCOP bit: Normally, set this bit to one. If you are debugging the COP, you can set this bit to zero, but you must select the COP Kicking Enabled option in the Hdw Config dialog box.
- 8. From the Seehau Speedbar, click the Reset button.
- 9. From the Hdw Config dialog box, clear the Test Mode after Reset option. Then click OK.

# Installing and Configuring the Seehau Software

# Installing Seehau Software from the CD

To install the Seehau software, do the following:

- 1. Locate your Seehau CD and insert the CD into your CD ROM drive. The installation process will start automatically.
- 2. Follow the instructions that appear on your screen.

#### Note

If the installation does not start automatically, you probably have your Windows Autorun feature disabled. You will then need to use Windows Explorer and navigate to the CD root directory. Double-click **Install**.

# Downloading and Installing Seehau from the Internet

- 1. Go to the Nohau web site (http://www.icetech.com/). Click USA.
- 2. Click Downloads. The Nohau Software Downloads page opens.
- **3.** Click **Current Software Versions**. The Current Software Versions page opens displaying a table with listings of current software versions.
- **4.** Locate the EMUL68–PC product listing. In the Information and Software Download column, click **Seehau**.
- 5. Review the "Known Issues" section.
- 6. Click Yes I Want to Download. A Customer Information Form page opens. Complete this form, then click Proceed.
- 7. Click Go to Download. Click either option for a download site. The Nohau Software Updates page opens.
- 8. Select the Download Site option, then click EMUL68–PC.
- 9. Click S6811.exe. The application will start downloading.
- 10. After downloading the application, click **S6811.exe** and follow the installation instructions.

#### Note

After installing the Seehau software, the **Setup Complete** dialog box opens where you can review the Readme.txt file and/or launch the Seehau HC11 configuration.

If you are installing Seehau for the first time, you must launch the Seehau HC11 configuration before running the Seehau software.

# Selecting to Automatically Start the Seehau Configuration Program

After installing Seehau, it is recommended that you automatically start the Seehau Configuration program. Do the following steps before starting Seehau:

- 1. From the Setup Complete dialog box, select Launch Seehau68 Configuration.
- 2. Click Finish.

If you do not select to automatically start the Seehau Configuration Program, do the following:

- 1. From the Start menu, select Programs.
- **2.** Select **SeehauHC11**. Then click **Config** to open the **Emulator Configuration Communications** dialog box (Figure 36).

Emulator Conf Communic	iguration ations	
1		
2		Emulator Board Address:
3	Select Processor: 68HC11F1	
Hit <next> when finished.</next>	What is your Trace Type?	Trace Board Address:
	<u>Cancel</u> <u>H</u> elp	← <u>P</u> rev <u>N</u> ext →



#### Note

You do not need the hardware connected at this time.

# **Configuring Seehau**

First select one of the following communication interfaces:

- ISA Board—Communicates with the emulator system through the PC's ISA bus.
- **High Speed Parallel Box (HSP)**—The emulator is placed in an external box and communicates with the PC through a standard PC parallel port (LPTx).

#### Note

The serial expansion box called BOX–S is now obsolete and is not supported by Seehau. If you have a BOX–S, you can purchase a conversion kit to upgrade to an HSP box.

To configure your software, do the following steps:

- 1. From the Start menu, select Programs.
- 2. Select SeehauHC11, and click Config. The Emulator Configuration Communications dialog box opens.

As an example of setting up your configuration, the ISA communications interface is shown in Figure 36. The HSP communications interface is very similar, and the steps you do when using the HSP communications interface are almost identical.

The graphical user interface for this dialog box is divided into four regions. Do the following in each region:

**1.** Region 1—Communications Interface:

Select either the ISA or HSP communications interface.

2. Region 2—Emulator Board Address:

Contains the address of the internal communication link from your computer. For the ISA card, the default address is 120. To disable this default, clear the **Default** option and insert the appropriate address for the emulator board.

3. Region 3—Select Processor:

Click the down arrow and select the processor type you are using.

4. Region 4—Trace Board:

Click the down arrow and select your trace type. If you do not have a trace board, select **None**.

5. Click Next. The Emulator Configuration, Hdw Config tab opens.

Emulator Configuration Hdw Config		
Processor:	Port address 120	POD Class:
68HC11F1	uP Clock: 8.000000 MHz	<ul> <li>Single</li> <li>Expanded</li> </ul>
	BPROT Override  Enable  NIT2 Override  Enable  C	Miscellaneous: Test Mode after Reset Connect Reset to Target COP Kicking Enabled Cycle Stretching Disable Mask Interrupt on step
	Required Fields	
<u>C</u> an	cel <u>H</u> elp	← <u>P</u> rev <u>E</u> inish

Figure 37. Emulator Configuration, Hdw Config Tab

Complete the following fields in the Hdw Config tab:

- **Processor**: Shown for reference only. If you need to change the processor type, click **Prev**.
- **Port address**: Shown for reference only. If you need to change the port address, click **Prev**.
- **uP Clock**: Set this frequency to E-clock \* 4. For most pods, the stand-alone crystal frequency is 8 MHz. If you select the target clock jumpers, you need to enter your target frequency in the field.
- **BPROT Override**: If this option is enabled, the emulator automatically presets the BPROT SFR to the specified value when an emulator reset occurs. Valid only for processors with the BPROT register.
- **INIT2 Override**: If this option is enabled, the emulator automatically presets the INIT2 SFR to the specified value when an emulator reset occurs. Valid only for processors with the INIT2 register.
- **POD Class**: Verify the pod class matches your MCU mode. This must also match the pod type.
- Miscellaneous:
  - Test Mode after Reset: Select this option if you want to enable test mode after reset. This option might be necessary when changing the pod MCU. (Refer to the "Changing the Pod MCU" section in Chapter 3, "Installing the Pod Boards.") This option might be helpful for troubleshooting when the emulator will not start. Allows access to certain SFRs. (Refer to Motorola's MCU documentation for further details.)

- **Connect Reset to Target**: By default, the reset signal from the target is not connected to the emulator. Select this option if you want to connect the target reset to the emulator.
- COP Kicking Enabled: If you enable the 68HC11 watchdog feature called COP, you must enable the COP Kicking option. This allows the monitor code to feed the watchdog while in monitor mode. Select this option when using a D or FL0 family processor or whenever the NOCOP bit in the processor's Config register is set to zero.
- Cycle Stretching Disable: For MCUs that support cycle stretching, you can automatically disable cycle stretching upon reset with this option. For single-chip applications cycle stretching is normally automatically disabled on chip. Because Nohau single-chip pods actually use the MCU in expanded mode with port replacement, it is necessary to disable cycle stretching using this feature to maintain proper bus timing.
- Mask Interrupt on step: This function allows single-stepping through your non-interrupt source code without servicing frequent or time-based interrupts. (This does not effect the Go commands.)
- Finish: Click to save the configuration and exit the dialog box. A window appears asking whether you want to start the emulator. Select **Yes** to launch Seehau. Select **No** to exit Seehau Configuration.



- To avoid damage to the pod or to your target, do not connect the pod to your target when the pod or target power is on
- Make sure you always power up the emulator first followed by the target system. When powering down, power down the target system first followed by the emulator. Failing to do so can cause damage to your target and/or emulator.

# **Starting Seehau**

# **Configuring the Emulator Options From Within Seehau**

From Seehau open the Emulator Configuration window. Select the **Config** menu and click **Emulator**. The **Emulator Configuration** dialog box opens (Figure 37).

There are six tabs across the top of the main **Emulator Configuration** window. When selected, each tab allows you to access the following dialog boxes:

Hdw Config:	Set up emulator hardware options.
Misc. Config:	Select reset options and tab size.
Mem Map Config:	Map address ranges to the emulator or target with or without write protection.
Banking:	Configure the bank switching logic.
Breakpoint:	Set up special breakpoint options.
Eprom:	Program the on-chip EPROM. (Not implemented yet.)

Hardware Configuration Tab

- Processor: Shown for reference only. If you need to change the processor type, first exit Seehau. Then do the following: From the Start menu, select Programs. Then select Seehau HC11, and click Config to delete current settings or Reconfig to retain your initial hardware configuration.
- **Port address**: Shown for reference only. If you need to change the port address, do the following: From the **Start** menu, select **Programs**. Select **Seehau HC11**, then click **Config** to delete current settings or **Reconfig** to retain your initial hardware configuration.
- **uP Clock**: Set this frequency to E-clock \* 4. For most pods, the stand-alone crystal frequency is 8 MHz. If you select the target clock jumpers, you need to enter your target frequency in this field.

Emulator Configuration					
Hdw Config Misc. Config Mem Map Config Banking Breakpoint Eprom					
Processor: 68HC11F1	Port address 120 uP Clock 8.000000 MHz BPROT Override □ Enable 0 INIT2 Override □ Enable 0	POD Class: <sup>•</sup> Single <sup>•</sup> Expanded          Miscellaneous: <sup>•</sup> Test Mode after Reset <sup>•</sup> Connect Reset to Target <sup>•</sup> COP Kicking Enabled <sup>•</sup> Cycle Stretching Disable <sup>•</sup> Mask Interrupt on step			
QK Apply Cancel Help					



- **BPROT Override**: If this option is enabled, the emulator automatically presets the BPROT SFR to the specified value when an emulator reset occurs. Valid only for processors with the BPROT register.
- **INIT2 Override**: If this option is enabled, the emulator automatically presets the INIT2 SFR to the specified value when an emulator reset occurs. Valid only for processors with the INIT2 register.
- **POD Class**: Verify the pod class matches your MCU mode. This must also match the pod type.
- Miscellaneous:
  - Test Mode after Reset: Select this option if you want to enable test mode after reset. Allows access to certain SFRs. (Refer to Motorola's MCU documentation for further details.)
  - Connect Reset to Target: By default, the reset signal from the target is not connected to the emulator. Select this option if you want to connect the target reset to the emulator.
  - COP Kicking Enabled: If you enable the 68HC11 watchdog feature called COP, you must enable the COP Kicking option. This allows the monitor code to feed the watchdog while in monitor mode. Select this option when using a D family processor or whenever the NOCOP bit in the processor's CONFIG register is set to zero.
  - Cycle Stretching Disable: For MCUs that support cycle stretching, you can automatically disable cycle stretching upon reset with this option. For single-chip applications cycle stretching is normally automatically disabled on chip. Because Nohau single-chip pods actually use the MCU in expanded mode with port replacement, it is necessary to disable cycle stretching using this feature to maintain proper bus timing.
  - Mask Interrupt on step: This function allows single-stepping through your non-interrupt source code without servicing frequent or time-based interrupts. (This does not effect the Go commands.)

#### **Miscellaneous Configuration Tab**

- **Reset chip after load file**: Select this option if you want to have the emulator automatically reset the MCU after loading a code file.
- **Tab Size**: Enter a number to set tab spaces for source code display. The default is set at eight. If your source code uses many layers of nesting, use a smaller number than the default. This allows easier viewing of source code.

	<b>N</b>	Override at Reset	Program Counter:  Stack Pointer:	0 0
Tab Size:  8				

#### Figure 39. Miscellaneous Configuration Tab

- Override at Reset:
  - Program Counter: Select this option if you want to pre-set the program counter to a specified value upon emulator reset.
  - Stack Pointer: Select this option if you want to pre-set the stack pointer to a specified value upon emulator reset.

#### Memory Map Configuration Tab

By default, all memory is mapped to the emulator. To access memory mapped target resources, you must map memory ranges to the target. This section describes how to set up memory mapping for the standard and bank switched emulator boards.

#### Memory Mapping Requirements for Single-Chip Mode Pods

For single-chip mode pods, the memory range covered by the first 64 bytes of the special function registers must be mapped to target and not to the emulator if Ports B and C (and also Port F for non-multiplexed bus parts) are being used for parallel I/O pins. This also covers the port containing the pin used for the R/W bar signal.

Thus, on A, E, F and similar parts, the range 1000 to 103F (1000 to 1FFF for standard emulator boards) must be mapped to target. For D, K, FL0, and P parts, the range 0 to 3F (0 to FFF for standard emulator boards) must be mapped to target (assuming you do not move the SFRs by writing to the INIT register).

Ports B and C (and for non-multiplexed bus parts also Port F) and the port containing the pin used for R/W bar in expanded mode will not work correctly for parallel I/O if the corresponding addresses by which they are accessed are mapped to emulator. This is a design characteristic of the emulator and pod.

The default memory map in the Seehau software is set for all memory to be mapped to emulator regardless of pod type. If you use a single-chip mode pod, be sure to change the memory map as previously described. This is not an issue in the DOS software; selecting a single-chip mode pod results in a default memory map that always sets the SFRs to default to target mapping.

#### **Standard Emulator Board**

If you have a standard emulator board, do the following:

- 1. From the Emulator Configuration dialog box, click the Mem Map Config tab (Figure 40).
- 2. From the Mem Map Config tab, click Add to add a memory range. The EditAddMapHC11 dialog box opens (Figure 41).

Emulator Co	nfiguration		
Hdw Config	Misc. Config Mer	m Map Config  Banking   Breakpoint   Epror	n Hdw BP
Target	Write Protect	Range	
	Write Protected	0:FFF 1000:2FFF 3000:7FFF	
			Add
			Edit Remove
<u></u> K	<u>Apply</u> <u>C</u> ancel	Help	

#### Figure 40. Memory Map Configuration Tab for the Standard Board

EditAddrMa	pHC11	×
Begin: [1	000	
End: 2	2FFF	
	Vrite Protected	
	OK Cancel	

Figure 41. Add Dialog Box

3. In the EditAddMapHC11 dialog box, enter the Begin and End range.

For the standard emulator board, you must map memory on even 4K (1000H) byte boundaries. Use the following formula:

Valid Begin address: x000 Valid End address: xFFF

(where x=0-F)

- **4.** Select **Write Protected** to cause a break to occur if a write is detected in this address range (currently not supported for POD–11FL0).
- 5. Click **OK**. The Memory Mapping window is updated automatically with your new range.

The map-to-target option is selected by default and indicates the range is mapped to the target. To map to the emulator, clear this option.

#### **Bank-Switched Emulator Board**

(includes 256/512/1M boards)

# Тір

For most applications, course resolution mapping is recommended, such as in the example for the standard emulator board. Maximum mapping resolution is possible down to 64-byte block resolution when appropriate.

If you have a bank-switched emulator board, do the following:

1. From the Emulator Configuration dialog box, click the Mem Map Config tab. The Mem Map Config view appears (Figure 42).

Emulator Cor Hdw Config	nfiguration Misc. Config	fern Map Config   Banking   Breakpoint	Eprom Hdw BP	
Target V U V	Write Protect	Range           0:FFF           1000:2FFF           3000.7FFF           8000:803F           9000:907F		
			Edit Remove	
QK Apply Cancel Help				



EditAddrMapHC11	×
Begin: 9000	
End: 907F	
C Write Protected	
OK Cancel	

Figure 43. Add Dialog Box for the Bank-Switched Board

- **2.** In the Memory Mapping window, click **Add** to add a memory range. The **EditAddMapHC11** dialog box opens (Figure 43).
- **3.** In the EditAddMapHC11 dialog box, enter the Begin and End range. Seehau automatically rounds to the nearest 40H boundary.
- 4. Select Write Protected to cause a break to occur if a write is detected in this address range.

If the map-to-target option is selected or cleared, once a range is write protected, it will remain so until edited or removed.

5. Click OK.

The Memory Mapping window is updated automatically with your new range.

#### Emulator Cannot Load Code Into Write Protected Memory Space

A minor limitation in the Seehau software does not allow instructions or data to be written to write protected memory using the Load command. Therefore, if you want to write protect part or all of your memory space during emulation, you must disable write protection during the process of loading your program. You can do this with a Seehau macro by doing the following steps:

- **1.** Disable write protection for your code space.
- **2.** Load your application code.
- **3.** Enable write protection for your code space.

#### **Banking Tab**

- Bank Area:
  - Enable Banking: Select this option to enable bank switching (required).
  - Range: Enter hex values for the begin and end address of your bank-switched area (required).

Emulator Configuration
Hdw Config   Misc. Config   Mem Map Config   Banking   Breakpoint   Eprom   Hdw BP
Bank Switching Logic
Bank Area:
Range: 8000 to BFFF 🔽 Enable Banking
Control and Status Byte:
Address: 0 Mask: 0
Shadow Byte: NONE 👻 Bank Number Bank Pattern
Address: 0 Translation: 0
Enable Table 1
Bank Count: 8
Used bank ID pod signals: 3
E BSW3 E BSW2 E BSW1 R BSW0 R E1 R E0

Figure 44. Banking Tab

#### Note

If you are using a pod that supports internal bank switching (POD–11KE, POD–11FL0), ignore the following fields:

- Control and Status Byte
- Shadow Byte
- Address
- Bank Number Translation
- Enable Table
- Control and Status Byte: (currently not implemented)
  - Address: If you are using a memory location to control bank switching such as a port SFR, enter the hex value.
  - Mask: Enter the hex value bit mask used by the bank-switched logic. For example, if you are using the three least significant bits of Port A, the address=1000H and the mask=7H.
- Shadow Byte: (currently not implemented) If the control byte is write only, specify a shadow byte location that contains the same value as the control byte. The emulator uses this byte to identify which bank is currently active when entering monitor mode. Click the down arrow and select either SFR or DATA space as the location of your shadow byte.
- Address: Enter the address of the shadow byte.
- **Bank Count**: Enter the number of banks your application uses (required).

		Signals Used						
# of Banks	BSW3	BSW2	BSW1	BSW0	(E1)	(E0)		
2						~		
3 to 4					~	~		
5 to 8				~	~	~		
9 to 16			~	~	~	~		
17 to 32		~	~	~	~	~		
33 to 64	✓	~	~	~	~	~		

• Used bank ID pod signals: Use the following table to determine which pod signals to select (required):

• **Bank Number Translation**: Usually the bank number directly corresponds to the bit pattern of the control byte (for example, bank0=000; bank1=001; bank2=010). If the bank number does not correspond to the bit pattern, you need to complete the bank number translation table (for example, bank0=111; bank1=110; bank2=101).

# **Breakpoint Tab**

The EMUL68 family supports hardware breakpoint ranges that allow you to specify bus cycle type. Opcode fetches can also be logically ANDed with external inputs E0 and E1.

The **Breakpoint** tab contains three columns (Figure 45):

Emulator Configuration Hdw Config   Misc. Config   Mem Map Co	onfig Banking Breakpoint Eprom
Hardwar	e Breakpoints
<ul> <li>✓ff00:ffd4</li> <li>✓c000:c040</li> <li>✓c041:c500</li> <li>✓B600:BFFF</li> <li>✓c800:d000</li> <li>✓e000:efff</li> </ul>	All Read Write Opfetch Opfetch and E0=0 Opfetch and E0=1 Edit Remove
QK Apply Cancel Help	

Figure 45. Breakpoint Tab

- **Check Box**: By default, the breakpoint range is selected. To disable the range, clear the breakpoint range.
- Address Range: Previously entered ranges are displayed here for reference only. To modify, click to select the entry. Then click Edit. The EditAddrHC11 dialog box opens.
- **Cycle Type**: Previously entered cycle types are displayed here for reference only. To modify, click to select the entry. Then click **Edit**. The **EditAddrHC11** dialog box opens.

To enter a new breakpoint range, click Add. The EditAddrHC11 dialog box opens (Figure 46).

Begin: e000	
End: efff	
Cycle Type	
C All	Opfetch and E0=0
C Read	<ul> <li>Opfetch and E0=1</li> </ul>
C Write	Opfetch

Figure 46. EditAddrHC11 Dialog Box

- **Begin**: Enter the Begin address in hex.
- **End**: Enter the End address in hex.
- **Cycle Type**: Click appropriate cycle type.
  - All: Select All to break on a read/write or opfetch in the specified range.
  - **Read**: Select **Read** to break on a read in the specified range.
  - Write: Select Write to break on a read in the specified range.
  - Opfetch and E0=0: Select Opfetch and E0=0 to break on an opfetch in the specified range only when pod input E0=0.
  - Opfetch and E0=1: Select Opfetch and E0=1 to break on an opfetch in the specified range only when pod input E0=1.
  - **Opfetch**: Select **Opfetch** to break on a code fetch in the specified range.

#### **EPROM** Tab

(Currently Not Implemented)

# **5** Connecting the Emulator to Your Target Board



Make sure you always do the following: power up the emulator first followed by the target system. When powering down, power down the target system first followed by the emulator. Failing to do so can cause damage to your target and/or emulator.

# Plugging the Emulator into Your Target Board

# Support for 3.3 Volts

Nohau pods can support the 68L11 series 3.3V chips in expanded mode only. The customer must supply the MCU. Special adapters are available using current limiting resistors. This allows both 5-volt and 3.3-volt support by changing the MCU. Contact Nohau Technical Support for further information.

# Installing PLCC Socket Adapters

Do the following steps:

- 1. Make sure the power to the target system and the emulator host PC or HSP is turned off.
- 2. Connect the pod ground clip to the target ground.
- **3.** Make sure the adapter is correctly oriented (pin 1 of the target processor to pin 1 of the pod adapter). For details about correct adapter orientation, see the following "Verifying Adapter Orientation" section.
- 4. Plug the adapter into the target socket.

# **Installing PGA Socket Adapters**

Most Nohau pods for 68HC11 chips in the PLCC package require a PGA to PLCC adapter to connect to the target. Since most targets use PLCC sockets that are soldered into a PGA footprint, you can install a PGA socket that allows PGA pods to mate directly to the target. A PLCC socket plugs directly into the PGA socket for running the target with the MCU instead of the emulator.

# **Installing Surface Mount Adapters**

First make sure you have a qualified technician solder the surface mount portion of the adapter to your target. Make sure you check the soldering for opens and shorts under a microscope, as these conditions are hard to detect otherwise.

Then do the following steps:

- 1. Make sure the power to the target system and the emulator host PC or HSP is turned off.
- 2. Connect the pod ground clip to the target ground.
- **3.** Verify that pin 1 of the target processor is connected to pin 1 of the pod adapter. For details about correct adapter orientation, see the following "Verifying Adapter Orientation" section.
- 4. Plug the adapter into the surface mount portion of the target side adapter.

# Verifying Adapter Orientation



Do not apply power to your system unless you are absolutely sure the target adapter is correctly oriented. Failure to do so can cause damage to your target and/or emulator.

Usually pin 1 is clearly marked on the pod, target adapter, and target. If not, you need to manually verify that the pod adapter and target are correctly oriented. To verify proper connection, you will need an Ohm meter to check the status of one or two signals.

To verify proper connection, do the following steps:

- **1.** Make sure all power is off.
- 2. Connect the adapter to the pod. Pin 1 can be marked in various ways. For example, you might see a beveled corner, the number one, or a V-shaped notch (Figure 47).



Figure 47. Pin Variations

- **3.** Connect the adapter to the target.
- 4. Choose an easily accessible signal such as the XTAL signal. Then connect one side of the Ohm meter to the target signal and one side to the equivalent pin on the pod target header.

# **Tips for Avoiding Common Adapter Problems**

- Select the correct socket. Select a quality socket that can withstand repeated use. Some inexpensive sockets tend to wear out quickly.
- Check the condition of the adapter and socket.
  - Make sure the adapter and socket are free of oxidation and corrosion.
  - Make sure the connector pins are not bent out of place. They should appear parallel to one another (Figure 48).





- If you are using a PLCC socket, make sure the pins have not flattened out. This tends to occur after repeated adapter insertions (Figure 49).



Figure 49. PLCC Socket Pins

#### Note

Usually surface mount PLCC sockets tend to wear out more quickly. Therefore, you need to inspect these sockets more frequently.

• Use the minimal amount of space required to connect to the target system. For example, avoid stacking sockets to meet height requirements. When necessary, use one piece extender adapters or short, flexible ribbon cables. (Refer to the *EMUL68–PC Price List* for further information about these items.)

#### Setting Up Proper Pod Support

In most cases, the pod will require additional support on the ribbon cable side to prevent the adapter from being pulled out of the socket.

# **Configuring Jumpers for Target Operation**

# **Clock Jumpers**

Each pod contains two clock jumpers or switches. These should be set to the external or target side position. Setting the jumpers or switches to this position ensures the following:

- The emulator will run at the target clock speed.
- The baud rate generator will have the same crystal reference.
- The periodic time-based interrupt will occur at the correct intervals.

#### **Power Jumper**

Set this jumper to the external position if you are connecting to a 3-volt target.

#### **Control Signal Jumpers**

Most pods have gated Read/Write and E-Clock control signals. These gates prevent the signals from going out to the target unless an access to target memory occurs. In some cases, target logic might require one or more of these signals to be present at all times. When this occurs, move the appropriate jumpers to the non-gated position.

# CAUTION

When a control signal is placed in a non-gated condition, that signal will always be sent to the target and might cause bus collisions or unintentional writes to target data memory. To avoid these problems, make sure you review your control logic carefully.

# **Configuring Seehau for Target Operation**

#### **Emulator Configuration Tabs**

After you connect the emulator to your target, review the following **Emulator Configuration** tabs and enter changes as appropriate. From the Seehau main menu, click the **Config** menu. Then click **Emulator**. The **Emulator Configuration** dialog box opens.

### Hdw Config

- Enter your target clock frequency in the **uP Clock** field.
- Select the **Connect Reset to Target** option. The default is **target reset disconnected from emulation MCU**. (optional)

### **Misc Config**

- Select the **Program Counter** option if you want to override the reset vector. Enter the value that you want to preload into the program counter. (optional)
- Select the **Stack Pointer** option if you want to preload the stack pointer with a designated value. (optional)

# Mem Map Config

By default, all memory is mapped to the emulator. Click **Add** and enter memory ranges to access target resources such as ROM, RAM, or memory mapped I/O.

#### Banking

If your target uses bank switching, make sure you configure this tab prior to emulation. (Refer to Chapter 4, "Installing and Configuring the Seehau Software" in this guide for details about the **Banking** tab.)

# **Executing Code from Target ROM**

If you are executing from target ROM, you can perform source level debug by loading symbols only. Do the following:

- 1. From the Seehau main menu bar, click the **Config** menu.
- 2. Click Environment.
- 3. From the **Preferences** tab, clear the **Code** option. Then click **OK**.
- **4.** From the Seehau main menu bar, click the **File** menu. Then click **Load Code**. Seehau will now load only the debug symbol information from the selected file.

# **6** Introduction to Tracing

# **Overview of Tracing**

Trace is a comprehensive tool used to analyze the microprocessor environment. While using the trace feature, you can passively analyze user code in real time as the code continues to execute. Without the trace tool, the emulator only provides a snapshot of the processor environment.

The trace feature provides the same basic capabilities as a logic analyzer. Each trace frame is time stamped and records the following fields: address and data values, cycle type, and up to 18 external inputs. Based on various combinations of these fields, you can set up trigger and/or filter conditions to control the trace recording.

By default, trace automatically starts recording when you begin user code execution. When you stop code execution, the trace history is displayed automatically.

Tracing allows you to perform many tasks, including:

- Detecting an error condition
- Analyzing a history of the sequence of events leading to an error
- Characterizing code behavior using tools such as Program Performance Analysis (PPA) and Code Coverage (available only with Enhanced Trace)
- Sampling time measurements
- Analyzing peripheral I/O

The Seehau software provides a symbolic interface for both the trace setup and display.

# **Basic Features of Tracing**

- **Trigger**: An event that stops trace buffer recording.
- Delay: The number of trace frames collected after a trigger event occurs.
- Filter: A set of conditions that determine which frames are allowed into the trace buffer.
- **Time Stamp**: A feature that displays the number of machine cycles that have elapsed since the beginning of program execution.

# **Trace Window**

The contents of the trace buffer are displayed in the Trace window (Figure 51). To open a Trace window, use the TR button on the toolbar, or select the **New** menu and click **Trace**.

The Trace menu controls most of the Trace window features.

Trace_1													_ 🗆	×
Frame	Address	FWR	EO	E1	Prob	eO Pr	obe1		Relative	time Data	Instr.		Symbol	
-227507	FOA8	F	1	1	1111	1111	1111	1111	0.5	8D26	BSR	timer_delay		
-227506	FOA9	R	1	1	1111	1111	1111	1111	0.5	26				
-227505	FFFF	R	1	1	1111	1111	1111	1111	0.5	00				
-227504	FODO	R	1	1	1111	1111	1111	1111	0.5	ЗC				
-227503	111	W	1	1	1111	1111	1111	1111	0.5	AA				
-227502	110	W	1	1	1111	1111	1111	1111	0.5	FO				
-227501	FODO	F	1	1	1111	1111	1111	1111	0.5	ЗC	PSHX		timer_delay	
-227500	FOD1	R	1	1	1111	1111	1111	1111	0.5	01				
-227499	10F	W	1	1	1111	1111	1111	1111	0.5	FO				
-227498	10E	W	1	1	1111	1111	1111	1111	0.5	FЗ				
-227497	FOD1	F	1	1	1111	1111	1111	1111	0.5	01	NOP			
-227496	FOD2	R	1	1	1111	1111	1111	1111	0.5	5F				
-227495	FOD2	F	1	1	1111	1111	1111	1111	0.5	5F	CLRB			
-227494	FOD3	R	1	1	1111	1111	1111	1111	0.5	4F				
-227493	FOD3	F	1	1	1111	1111	1111	1111	0.5	4F	CLRA			
-227492	FOD4	R	1	1	1111	1111	1111	1111	0.5	30				
-227491	FOD4	F	1	1	1111	1111	1111	1111	0.5	30	TSX			
-227490	FOD5	R	1	1	1111	1111	1111	1111	0.5	ED				
-227489	10D	R	1	1	1111	1111	1111	1111	0.5	31				
-227488	FOD5	F	1	1	1111	1111	1111	1111	0.5	EDOO	STD	\$00,X		
-227487	FOD6	R	1	1	1111	1111	1111	1111	0.5	00				
-227486	FFFF	R	1	1	1111	1111	1111	1111	0.5	00				
-227485	10E	W	1	1	1111	1111	1111	1111	0.5	00				
-227484	10F	W	1	1	1111	1111	1111	1111	0.5	00				-
-227483	8007	F	4	1	1111	1111	1111	1111	0.5	01	MOR			
													<u>,</u>	1 Ť
TRACE ONLY	got frames  Fra	ames:2	26214	43(-2)	52142:0),	Not Trig	ged,Looj	o Cnt:0,T	rig Delay:32768	3,State: 000000				11.

Figure 50. Trace Window (non-compressed)

Trace_1														×
Frame	Address	FWR	E0	E1	Prob	eO Pr	obe1		Relative	time Data	Instr.		Symbol	
-227558	F361	F	1	1	1111	1111	1111	1111	2.5	38	PULX			1
-227553	F362	F	1	1	1111	1111	1111	1111	2.5	38	PULX			
-227548	F363	F	1	1	1111	1111	1111	1111	2.5	38	PULX			
-227543	F364	F	1	1	1111	1111	1111	1111	2.5	31	INS			
-227540	F365	F	1	1	1111	1111	1111	1111	1.5	31	INS			
-227537	F366	F	1	1	1111	1111	1111	1111	1.5	6E00	JMP	\$00,X		
-227534	FOCA	F	1	1	1111	1111	1111	1111	1.5	38	PULX			
-227529	FOCB	F	1	1	1111	1111	1111	1111	2.5	38	PULX			
-227524	FOCC	F	1	1	1111	1111	1111	1111	2.5	38	PULX			
-227519	FOCD	F	1	1	1111	1111	1111	1111	2.5	38	PULX			
-227514	FOCE	F	1	1	1111	1111	1111	1111	2.5	20D6	BRA	\$FOA6		
-227511	FOA6	F	1	1	1111	1111	1111	1111	1.5	01	NOP			
-227509	FOA7	F	1	1	1111	1111	1111	1111	1.0	01	NOP			
-227507	FOA8	F	1	1	1111	1111	1111	1111	1.0	8D26	BSR	timer_delay		
-227501	FODO	F	1	1	1111	1111	1111	1111	3.0	ЗC	PSHX		timer_delay	
-227497	FOD1	F	1	1	1111	1111	1111	1111	2.0	01	NOP			
-227495	FOD2	F	1	1	1111	1111	1111	1111	1.0	5F	CLRB			
-227493	FOD3	F	1	1	1111	1111	1111	1111	1.0	4F	CLRA			
-227491	FOD4	F	1	1	1111	1111	1111	1111	1.0	30	TSX			
-227488	FOD5	F	1	1	1111	1111	1111	1111	1.5	EDOO	STD	\$00,X		
-227483	FOD7	F	1	1	1111	1111	1111	1111	2.5	01	NOP			
-227481	FOD8	F	1	1	1111	1111	1111	1111	1.0	30	TSX			
-227478	FOD9	F	1	1	1111	1111	1111	1111	1.5	ECOO	LDD	\$00,X		
-227473	FODB	F	1	1	1111	1111	1111	1111	2.5	830005	SUBD	#\$0005		
-227469	RODE	F	1	1	1111	1111	1111	1111	2 0	2206	RHT	\$ FOF6		±.
			2001	10/ 00	01.40.00			0.00						1Ŧ
TRACE UNLY	RACE UNLY jgot frames [Frames:262143]-262142:UJ,Not Trigged,Loop Ent:U,Ting Delay:32768,State: 000000													

Figure 51	. Trace	Window	(compressed)
-----------	---------	--------	--------------

# **Trace Window Columns**

- Frame Number is on the far left of the window. Frame 0 always represents the trigger frame. If there is no trigger, frame 0 is the last frame in the buffer.
- Address displays the address of the bus cycle in hexadecimal notation.
- **FWR** shows the cycle type: first byte of Fetch, Write, Read, or other frames (shown with a dash).
- **E0 E1** displays status of the E1 and E0 inputs from the pod board.
- **Probe0 Probe1** displays the user-selected ports in binary format.
- Time Stamp displays one of the following options based on what you choose in the Trace Display options local menu:
  - **Relative Time**: amount of elapsed time for the current instruction.
  - Absolute Time: amount of elapsed time since the beginning of execution.
  - **Relative Cycle**: number of CPU cycles for the current instruction.
  - Absolute Cycle: total number of CPU cycles since the beginning of execution.
- **Data** displays bytes of data from the displayed bus cycle.
- **Instr.** shows the instruction disassembly.
- **Symbol** shows any symbolic label that refers to a specific address.

# Local Trace Menu

To access the **Local Trace** menu, right click the Trace window or select the **Trace** menu which appears in the main menu bar only when the Trace window is active (Figure 52).

- **Go to Frame number**: Opens a dialog box where you can enter a specific frame number for display.
- Find Trigger Point: Displays the trigger point (frame zero).
- **Zero Time at Cursor**: Changes the time stamp at the selected frame to zero and makes all other time stamps relative to the selected frame.
- **Synchronize Source Window**: Automatically aligns the display of code in the Source window as you scroll through the Assembly code in the trace buffer. You must use the up/down arrow keys in conjunction with this feature.

	Go to Frame number	Shift+Ctrl+F
	Find Trigger Point Zero Time at Cursor	Ctrl+7
	Synchronize Source Window	Carte
	Display mode	•
	Find	Ctrl+F
	Find Next	F3
	Find Previous	Alt+F3
	Show Source Line	
	File	•
~	Show TimeStamp	
~	<u>R</u> elative TimeStamp	
	Convert Cycles to Time	
	Show Misc.(E1 & E0)	
	Show Ports(Probe0 Probe1)	
1	Show Data	
1	Show Status (FWR)	
1	Show Symbol	
	Compressed	
	All Options	
	Trace Config	
	Settings	•
	Change Caption	

Figure 52. Local Trace Menu

- **Display mode**: Opens a submenu that allows you to select which code to display:
  - Source: Displays C source code only in the trace buffer.
  - Assembly: Displays Assembly code only in the trace buffer.
  - Both: Displays both C and Assembly code in the trace buffer.
- Find: Opens the Find Address dialog box where you can search the trace buffer for an address or a range of addresses and a cycle type.
- **Find Next**: Click to find the next frame match.
- Find Previous: Click to find the previous frame match.
- Show Source Line: Displays the associated source code for the current frame. The frame address must match a source line address.

Save Trace	To File			×
Frame Range C All(-2621- C Current V C Frames	42:0) /indow(-227507:-2 From [-500	27483) To [d	Mode	and Source
File (C:\Noha	u\SeehauHC11\E	xamples)		
File Name	Trace.txt			Browse
		<u>D</u> k	<u>C</u> ancel	Help

Figure 53. Save Trace to File Dialog Box

- File:
  - Save to File: Opens the Save Trace To File dialog box where you can save the contents of the trace buffer as text to a file (Figure 53).
    - Frame Range: Select one of the following: All: Saves the entire trace buffer Current Window: Saves only the contents of the current Trace window Frames: Allows you to specify a range of frames
  - **Print**: Allows you to send the trace buffer to a printer.

#### Note

The following menu items can be toggled individually or can be configured all at once. Click **All Options** to open the **Display Options** dialog box.

- **Show TimeStamp**: Displays the time stamp which represents the number of machine cycles that have elapsed since the beginning of program execution.
- **Relative TimeStamp**: Displays the time stamp as the number of machine cycles that have elapsed since the execution of the previous instruction.
- **Convert Cycles to Time**: Converts the time stamp from machine cycles to actual time based on the microprocessor clock (uP clock).
- Show Misc.(E1 & E0): Displays status of the E1 and E0 inputs from the pod board.
- Show Ports (Probe0 Probe1): Displays the user-selected ports in binary format.
- Show Data: Displays the data field.

- Show Status (FWR): Displays bus cycle type (Fetch, Write, or Read).
- Show Symbol: Displays symbolic labels associated with the address field.
- **Compressed**: Displays Assembly code only. (**Note**: RD/WR cycles are not shown.)
- All Options: Opens the Display Options window where you can select or clear trace options in a single update.
- **Trace Config**: Opens the **Trace Configuration** dialog box. Refer to Chapter 7, "Configuring Standard and Enhanced Trace Boards" in this guide.
- **Settings**: Opens a submenu that allows you to set up Trace window attributes.
- Change Caption: Allows you to change the Trace window caption in the title bar.

# **2** Configuring Trace Boards

Trace Configuration	
Trace Setup Conditions	
Trace Type: ETR256	Trigger Conditions: Loop Count: 0 Delay: 32768 Trig Exp:  Break Emulator No On S2 On Trig
Cycle Count Enable, S5=	Filter:       Record:       Always       Image: Constraint of the second of the seco
OK Apply Cance	l <u>H</u> elp

Figure 54. Standard Trace Configuration Dialog Box (Trace Setup)

To program the trace board for specific tasks, use the **Trace Configuration** dialog box (Figure 54). To open the dialog box, do the one of the following:

- From the **Trace** menu, click **Trace Config**
- From the **Config** menu, click **Trace**

# **Configuring the Standard Trace Board**

After the **Trace Configuration** dialog box opens, click **Trace Setup**. Enter or select appropriate data for the following **Trace Setup** fields:

# **Trace Setup Tab**

- **Trace Type**: Displayed for reference only. Exit Seehau and run Seehau Reconfig to change this setting.
- **I/O Address**: Displayed for reference only. Exit Seehau and run Seehau Reconfig to change this setting.

- Trigger Conditions
  - Loop Count: The number of times the trigger condition must be met before the trigger action is taken.
  - Delay: The number of frames recorded after the trigger condition is met.
  - Condition:
    - **No Trig**: Disables triggering. Trace collects data continuously in a FIFO buffer.
    - Trig On A: Triggers when the A condition is met.
    - **Trig On B**: Triggers when the B condition is met.
    - A then B: A sequential trigger where A condition must be met first, followed by the B condition.
    - A Loop: Triggers after A condition is met *n* times, where *n* is the loop count field.
    - **B Loop**: Triggers after B condition is met *n* times, where *n* is the loop count field.
    - **A Loop then B**: A sequential trigger, where A condition must be met *n* times, followed by the B condition.
    - (A then B) loop: A sequential trigger, where A condition must be met first, followed by the B condition *n* times.
- Break Emulator
  - No: Emulation does not stop as a result of trace trigger conditions.
  - On Trig: Emulation stops when the trigger condition is met.
  - On B: Emulation stops when the B condition is met.
- Filter: The Filter field controls which frames are recorded by the trace board.
  - **Record**: Click the down arrow and select one of the following options:
    - All: All frames are captured. There is no filtering.
    - A: Only frames which match the A condition are recorded.
    - **B**: Only frames which match the B condition are recorded.
    - **A & B**: Frames which meet both A and the B conditions are captured.
    - **A On, B Off**: When the A condition is met, the trace is turned on and all frames are recorded. When the B condition is met, the trace is turned off.
  - Post View: The number of frames collected after each match of the filter condition. This
    feature is most useful when filtering data/port reads and writes. Allows you to determine
    where in your code the read or write occurred.

Trace Configuration			
Trace Setup Conditions			
Condition: A Cycle: None(or)Nor	Data-Mask:	-	
Addr:	P0-Mask	-	
Mask	P1-Mask:	-	
Cond. Address A	Addr. Mask	Cvcle	Data 🔺
A OR OR OR		None(or)N None(or)N None(or)N None(or)N	
Cond.Address A B OR OR OR OR	Addr. Mask	Cvcle None(or)N None(or)N None(or)N None(or)N	Data
OK Apply Cancel	<u>H</u> elp		

Figure 55. Standard Trace Configuration Dialog Box (Conditions Tab)

# **Conditions Tab**

Right-click in the Conditions window to access the Add, Edit, or Remove menu. Select Edit from this menu, and the Edit Data Conditions dialog box opens (Figure 56).

#### Edit Data Conditions Dialog Box

#### Note

If left blank, the following fields are evaluated as Don't Cares.

- **Enabled**: Select to enable condition.
- Address: Enter an address or range of addresses. (See Appendix A for correct syntax.)
- Address Mask: Enter an address mask. The mask is used as an alternate method to create address ranges. The address mask value is logically ANDed with the address value. A zero in the result corresponds to a Don't Care in the address value. For example: Address=ABCDH Mask=FF0FH Resulting range=ABxDH
- **PROBE0**: Enter an 8-bit value or range corresponding to the port that is compared to the TTL level data being traced by PROBE0. On most pods PROBE0 is connected to Port D by jumpers. By removing the jumpers and using wires, any eight external signals can be traced as PROBE0. Purchase optional E-Z hooks from Nohau (Part #EMUL-PC/E-Z).

- PROBEO Mask: Enter a PROBEO mask. The mask is used as an alternate method to create ranges. The mask value is logically ANDed with the PROBEO value. A zero in the result corresponds to a Don't Care in the value. For example:
   PROBE0=A5H
   Mask=F0H
   Resulting range=AxH
- **Data**: Enter an 8-bit (data bus) value or range.
- Data Mask: Enter a data mask. The mask is used as an alternate method to create ranges. The mask value is logically ANDed with the data value. A zero in the result corresponds to a Don't Care in the value. For example: Data=A5H Mask=F0H Resulting range=AxH
- **PROBE1**: Enter an 8-bit value or range corresponding to the port that is compared to the TTL level data being traced by PROBE1. On most pods PROBE1 is connected to Port A by jumpers. By using wires, any eight external signals can be traced as PROBE1.
- Probe1 Mask: Enter a PROBE1 mask. The mask is used as an alternate method to create ranges. The mask value is logically ANDed with the PROBE1 value. A zero in the result corresponds to a Don't Care in the value. For example:
   PROBE1=A5H
   Mask=F0H
   Resulting range=AxH
- Miscellaneous
  - **Type**: Select one of the following bus cycle types:
    - None: Don't Care
    - **Read**: A data read
    - Write: A data write
    - **R/W**: A data read or write
    - **Fetch**: A code fetch.
  - **E0**: The E0 external input pin on the pod. Select one of the following levels:
    - High
    - Low
    - None: Don't Care
  - **E1**: The E1 external input pin on the pod. Select one of the following levels:
    - High
    - Low
    - None: Don't Care

# **Configuring a Trigger Condition**

The following example will trigger when the value of 0FH is written to the symbol **timer.min**. The trace will then force a break when the trigger occurs.

- 1. Open the Trace Configuration window by doing one of the following: from the **Config** menu, click **Trace**. Or from the **Trace** menu, click **Trace Config**.
- 2. In the **Trig Exp** text box, enter A for the condition. Then select the check box to enable the trigger expression.
- **3.** In the Break Emulator area, select **On Trig**. (**On Trig** breaks immediately. Alternatively, you can choose **When Done** which breaks after the number of delay cycles are collected.)
- **4.** From the Condition A line, right click and select **Edit**. The **EditDataCondHC11** dialog box opens (Figure 56).
- 5. Complete the following fields:
  - Enabled check box: Automatically selected when you enter an address in the Address text box.
  - Address: Enter & timer.min. (The & denotes the address of the symbol rather than the value of the symbol.)
  - Mask: Enter FFFF. (A one in any bit position denotes that the value specified in the address field must match the address field in the trace frame. Whereas, a zero denotes a Don't Care bit.)
  - Data: Enter FH.
  - Mask: Enter FF. (A one in any bit position denotes that the value specified in the address field must match the address field in the trace frame. Whereas, a zero denotes a Don't Care bit.)
  - Miscellaneous Type: Select Write from the pull-down menu.

EditDataCondH	C11			×	
Condition: A	•				
Address:	&timer.min	Probe0:			
Mask:	FFFF	Mask:			
Enabled	Data: OF Mask: FF	Probe1: Mask:			
Miscellaneo	us				
Type: VVrite	E0: None E1	: None 💌			
OK Cancel					



Trace_1								_ 🗆	×
Frame	Address	FWR	Relative	cycle	Data	Instr.		Symbo	
-11	F089	R	1.0		EE				
-10	108	R	1.0		FЗ				
-9	109	R	1.0		OF				
-8	F089	F	1.0		EE03	LDX	\$03,X		
-7	FOSA	R	1.0		03				
-6	FFFF	R	1.0		00				
-5	10C	R	1.0		00				
-4	10D	R	1.0		81				
-3	FO8B	F	1.0		A700	STAA	\$00,X		
-2	FOSC	R	1.0		00				
-1	FFFF	R	1.0		00				
0	81	W	1.0		OF				
1	FOSD	F	1.0		08	INX			
2	FO8E	R	1.0		8F				
3	FFFF	R	1.0		00				
4	FO8E	F	1.0		8F	XGDX			
5	FO8F	R	1.0		30				
6	FFFF	R	1.0		00				
7	FO8F	F	1.0		30	TSX			
8	F090	R	1.0		ED				÷
•								•	Ŧ
TRACE ONLY	got frames Fr	ames:2	62143(-229374	:32768),Ti	igged,La	oop Cnt:0,Trig De	elay:0,0 ver	flowed,St	: //

Figure 57. Trace Display Window

- 6. Click OK.
- 7. Click **OK** in the Trace Configuration window (Figure 55).
- 8. Click the Reset and Go button on the Speedbar. The Trace Display window will now update.

(For addition trace examples, refer to the "Trace Configuration Examples" section.)

# **Configuring the Enhanced Trace Board**

After the **Trace Configuration** dialog box opens, click **Trace Setup**. Enter or select appropriate data for the following fields:

# **Trace Setup Tab**

- **Trace Type**: Displayed for reference only. Exit Seehau and run Seehau Reconfig to change this setting.
- **I/O Address**: Displayed for reference only. Exit Seehau and run Seehau Reconfig to change this setting.
- Trigger Conditions
  - Loop Count: The number of times the trigger condition must be met before the trigger action is taken.
  - Delay: The number of frames recorded after the trigger condition is met.
| Trace Configuration     |   |
|-------------------------|---|
| Trace Setup Conditions  |   |
| Trace Type:<br>ETR256   | Trigger Conditions:       Loop Count:       D         Delay:       32768       Trig Exp:       I         Break Emulator       Image: Constant Con |
| Cycle Count Enable, S5= | Filter: Record: Always   Post View:   Exp: Timestamp Prescaler: NONE Timestamp Overflow   |
| OK Apply Cance          | el <u>H</u> elp   |

Figure 58. Enhanced Trace Configuration Dialog Box (Trace Setup)

• Trig Exp: Select this option to enable the trigger. Clear this option to disable the trigger.

In the **Trig Exp** text box, enter a Boolean expression that uses the qualifying registers A - H, S0 - S5 and the output of the loop counter CO. The Boolean express can also contain the THEN operator.

If the THEN operator is used the state bits S0, S1 and S2 can not be used. These bits are being used to generate the THEN condition.

#### Examples

A NOT A A OR B A AND B A AND B A THEN B A AND NOT B A THEN B THEN C THEN D THEN E THEN F THEN G THEN H A OR B THEN C AND NOT D OR E A OR S3 A AND CO A THEN B OR S3 A THEN B THEN CO AND C

- Break Emulator:
  - No: Emulation does not stop as a result of trace conditions.
  - **On S2**: Emulation stops when S2 is *true*.
  - When Done: Emulation stops after the trigger condition is met and the delay counter reaches zero.
  - On Trig: Emulation stops when the trigger condition is met.
- **Cycle Count Enable, S5=**: Consists of a Boolean expression of events, S0 to S5 and C0. When the expression is *true*, a 32-bit counter is enabled to count cycles. This is used to measure cycles or time without stopping emulation. These numbers are displayed on the toolbar of the Seehau user interface. On pods that have the pin labeled FLF, the S5 bit is logically output here. This signal can also be found on pin 22 of the 50-pin ribbon cable connector.
- Loop Counter Condition, S3=: Consists of a Boolean expression of events, S0 to S5 and/ or qualifiers A – H that are used to describe how the loop counter will operate. When the condition goes from *false* to *true*, the loop counter will shut down.

**S0**, **S1**, **S2**: Used only if the THEN operator is not being used in the **Trig** or **Record** fields. Otherwise, these fields can be used freely for Boolean equations.

- Filter: The Filter field controls which frames are recorded by the trace board.
  - **Record**: Click the down arrow and select one of the following options:
    - Always: If Always is selected, there is no filtering of the trace capture; therefore, all frames will be recorded.
    - IF: If a trace frame matches **Exp**, then the frame is recorded.
  - Post View: The number of frames collected after each match of the filter condition. This
    feature is most useful when filtering data/port reads and writes. Allows you to determine
    where in your code the read or write occurred.
  - **Exp**: (See Trig Exp)
  - Timestamp Prescaler: Consists of one 32-bit hardware counter with a 16-bit prescaler. Only the 32-bit counter is recorded in the trace buffer. If the prescaler is none, the result is full resolution in which each frame represents a full bus cycle. Therefore, 4,294,967,294 cycles can be counted before the counter rolls over to 0. With the prescaler set to 2, the time is doubled. By programming the prescaler to a high enough number, the time of overflow time can be in minutes, hours, days, etc.
  - **Timestamp Overflow**: By checking the box to the left of **Timestamp Overflow**, the rollover of the counter can be forced in the trace buffer.

Trace Configuration			
Trace Setup Conditions			
Condition: A Cycle: None(or)N	or Data-Mask:	-	
Addr:	P0-Mask:	-	
Mask:	P1-Mask	-	
Cond Address	Addr. Mask	Cvcle None(or)N	Data
		_None(or)N_	
C OR			
QK Apply Cancel	Help		

Figure 59. Enhanced Trace Configuration Dialog Box (Trace Setup)

### **Conditions Tab**

Right click in the Conditions window to access the **Edit** or **Remove** menu. Select **Edit** from this menu, and the **Edit Data Conditions** dialog box opens.

#### Note

If left blank, the following fields are evaluated as Don't Cares.

- **Enabled**: Select to enable condition.
- Address: Enter an address or range of addresses. (See Appendix A for correct syntax.)
- Address Mask: Enter an address mask. The mask is used as an alternate method to create address ranges. The address mask value is logically ANDed with the address value. A zero in the result corresponds to a Don't Care in the address value. For example: Address=ABCDH Mask=FF0FH Resulting range=AbxDH
- PROBE0 Mask: Enter a PROBE0 mask. The mask is used as an alternate method to create ranges. The mask value is logically ANDed with the PROBE0 value. A zero in the result corresponds to a Don't Care in the value. For example:
   Probe0=A5H
   Mask=F0H
   Resulting range=AxH

- **Data**: Enter an 8-bit (data bus) value or range.
- Data Mask: Enter a data mask. The mask is used as an alternate method to create ranges. The mask value is logically ANDed with the data value. A zero in the result corresponds to a Don't Care in the value. For example: Data=A5H Mask=F0H Resulting range=AxH
- **PROBE1**: Enter an 8-bit value or range corresponding to the port that is compared to the TTL level data being traced by PROBE1. On most pods PROBE1 is connected to Port A by jumpers. By using wires, any eight external signals can be traced as PROBE1.
- PROBE1 Mask: Enter a PROBE1 mask. The mask is used as an alternate method to create ranges. The mask value is logically ANDed with the PROBE1 value. A zero in the result corresponds to a Don't Care in the value. For example: Probe1=A5H Mask=F0H Resulting range=AxH
- Miscellaneous
  - **Type**: Select one of the following bus cycle types:
    - None: Don't Care.
    - **Read**: A data read.
    - Write: A data write.
    - **R/W**: A data read or write.
    - **Fetch**: A code fetch.
  - **E0**: The E0 external input pin on the pod. Select one of the following levels:
    - High
    - Low
    - None: Don't Care.
  - E1: The E1 external input pin on the pod. Select one of the following levels:
    - High
    - Low
    - None: Don't Care.

Trace Configuration	
Trace Setup Conditions	
Trace Type:	Trigger Conditions: Loop Count: 0
ETR256	Delay:8128 Trig Exp: A
I/O Address: 100	
	C No  Vhen Done
	C On S2 C On Trig
Cycle Count Enable, S5=	Filter: Record: Always 💌
Land Davidar Davidition Office	Post View: 0
Loop Counter Condition, 53=	
S1=	Exp:
S0=	Timestamp Prescaler:
	NONE
	E finestanp overlow
OK <u>A</u> pply <u>C</u> ance	el <u>H</u> elp

Figure 60. Trace Trigger Setup

## **Trace Configuration Examples**

#### **Trigger Example**

This section describes how to set up the emulator trace to trigger on a specific condition with the following parameters:

- Set the trace to trigger on the function Main.
- Collect 8K bus cycles after the trigger.
- Allow the emulator to continue running after the trigger.

From the **File** menu, select **Load Code**. Double-click the file Timer.d07. Then do the following steps:

- 1. From the Config menu, open the Trace Configuration dialog box.
- 2. Set the **Delay** field to 8,192 frames. This setting will allow the trace to collect 8K bus cycles after the trigger condition is met.
- 3. Set the Trigger Condition field to A.
- 4. In the **Break Emulator** area of the dialog box, click **No** to allow the emulator to continue running after the trigger.

Trace Configurati Trace Setun Co	ion Inditions			
Condition: A Cy	/cle:Fetch(or)N	or Data-Mask:	-	[
Addr: main	,	P0-Mask:	· [	
Mask: FFFF		P1-Mask:	-	
Cond. Address A main OR		Addr. Mask	Cvcle Fetch(or) Fetch(or)	Data
	ditDataCondH Condition: A	C11		×
OR	Address: m	ain	Probe0:	
	Mask: FF	FF	Mask:	
OR F		Data:	Probe1:	
	✓ Enabled   N	lask:	Mask:	
<u>K_A</u> [	Miscellaneous Type: Fetch	E0: None E	1: None 💌	
S.		OK Car	ncel	

Figure 61. Trace Conditions Setup

- **5.** Click the **Conditions** tab. This will allow you to configure condition A for the entry to function Main.
- 6. Right-click on the A condition line, and select Edit. This opens the Condition A dialog box.
- 7. In the Address field, type Main
- 8. From the Type pull down list, select Fetch.
- 9. Click **OK** to complete the trace setup.

Trace_	_1													_ □	×
Frame	Address	FWR	EO	Ε1	Probe	∋O Pr	obe1		Relative	time	Data	Instr.		Symbol	
0	FO9A	F	1	1	1111	1111	1111	1111	0.5		01	NOP		main	
1	F09B	R	1	1	1111	1111	1111	1111	0.5		CE				
2	F09B	F	1	1	1111	1111	1111	1111	0.5		CEF3F3	LDX	#\$F3F3		
3	F09C	R	1	1	1111	1111	1111	1111	0.5		FЗ				
4	FO9D	R	1	1	1111	1111	1111	1111	0.5		FЗ				
5	F09E	F	1	1	1111	1111	1111	1111	0.5		3C	PSHX			
6	FO9F	R	1	1	1111	1111	1111	1111	0.5		CC				
7	111	W	1	1	1111	1111	1111	1111	0.5		FЗ				
8	110	W	1	1	1111	1111	1111	1111	0.5		F3				
9	F09F	F	1	1	1111	1111	1111	1111	0.5		CCOOSA	LDD	#\$008A		
10	FOAO	R	1	1	1111	1111	1111	1111	0.5		00				
11	FOA1	R	1	1	1111	1111	1111	1111	0.5		8A				
12	FOA2	F	1	1	1111	1111	1111	1111	0.5		BDF3AC	JSR	\$F3AC		
13	FOA3	R	1	1	1111	1111	1111	1111	0.5		FЗ				
14	FOA4	R	1	1	1111	1111	1111	1111	0.5		AC				
15	F3AC	R	1	1	1111	1111	1111	1111	0.5		37				
16	10F	W	1	1	1111	1111	1111	1111	0.5		A5				
17	10E	W	1	1	1111	1111	1111	1111	0.5		FO				
18	F3AC	F	1	1	1111	1111	1111	1111	0.5		37	PSHB			
19	F3AD	R	1	1	1111	1111	1111	1111	0.5		36				
20	10D	W	1	1	1111	1111	1111	1111	0.5		8A				
21	F3AD	F	1	1	1111	1111	1111	1111	0.5		36	PSHA			
22	F3AE	R	1	1	1111	1111	1111	1111	0.5		3 C				
23	10C	W	1	1	1111	1111	1111	1111	0.5		00				-
24	F3 1 F	F	1	1	1111	1111	1111	1111	0 5		30	DCHV			±
		-												<u> </u>	ĨŦ
TRACE ONLY	Y got frames	Frame	es:94	B4(-1	351:8130	J), Trigge	d,Loop (	Cint: 0, Tirig	g Delay:-2,State:	000000	)				- //.

Figure 62. Trace Window with Trigger Example

To capture the trace, on the Seehau Speedbar click the Reset button  $\stackrel{\scriptstyle \ensuremath{\Sigma}}{\longrightarrow}$ . Then click the Go button  $\stackrel{\scriptstyle \ensuremath{\Omega}}{\longrightarrow}$ .

As soon as the trigger condition is met, the Trace Display window automatically updates. (See Figure 62.) Frame 0 is the trigger point which is the entry to function Main.

### **Filter Example**

This section describes how to set up the emulator trace to filter data writes with the following parameters:

- Capture only data writes to a structure field called Timer.sec.
- Stop the trace after collecting 5,000 frames.

From the **File** menu, select **Load Code**. Double-click the file Timer.d07. Then do the following steps:

- 1. From the Config menu, open the Trace Configuration dialog box.
- 2. Set the **Delay** field to 5,000 frames. This setting will allow the trace to collect 5,000 bus cycles after the trigger condition is met.
- 3. Set the Trigger Condition field to A.
- 4. Set the **Record** field to A.

Trace Configuration Trace Setup Conditions		
Trace Type: ETR258	Trigger Conditions: Delay: <mark>5000 T</mark> Break Emulator C No C NO C On S2 C On	Loop Count: 0
Cycle Count Enable, S5= POD Signal "ANB", S4= Loop Counter Condition, S3= S2= S1= S0=		Filter:       Record:       IF       IF         Post View:       0         Exp:       A         Timestamp Prescaler:       NONE         NONE       Timestamp Overflow
<u>QK</u> <u>Apply</u> <u>C</u> ance	l <u>H</u> elp	

Figure 63. Trace Setup Tab

Trace Configuratio	n ditions			
Condition: A Cyc	le:Write(or)Nor	Data-Mask:	-	
Addr: &timer.sec		P0-Mask:	-	
Mask:FFFF		P1-Mask	-	
Cond. Address A & &timer.sec OR		oddr. Mask FFF	Cvcle D Write(or) Write(or)	
	litDataCondHC	211		×
	Address: &tin	ner.sec	Probe0:	
	Mask: FFF	F	Mask:	
	Da	ata:	Probe1:	
	Enableu Ma	isk:	Mask:	
	liscellaneous			
Ту	ype: Write	E0: None E	1: None 💌	
50		OK Car	ncel	

Figure 64. Trace Filter Setup

- 5. In the **Break Emulator** area of the dialog box, click **No** to allow the emulator to continue running after the trigger.
- **6.** Click the **Conditions** tab. This will allow you to configure condition A for writes to the Timer.sec structure field.
- 7. Right-click on the A condition line, and select **Edit**. This opens the **Condition A** dialog box.
- 8. In the Address field, type &timer.sec.
- 9. From the **Type** pull down list, select **Write**. Then click **OK** to complete the trace setup.

To capture the trace, on the Seehau Speedbar click the Reset button  $\stackrel{\scriptstyle \ensuremath{\overline{U}}}{\longrightarrow}$ . Then click the Go button  $\stackrel{\scriptstyle \ensuremath{\overline{U}}}{\longrightarrow}$ .

As soon as the trigger condition is met, the Trace window automatically updates. (See Figure 65.) Cycle 0 is the trigger point which is the first write to Timer.sec.

Trace	e_1												_	
Frame	Address	FWR	EO	E1	Prob	eO Pr	obe1		Relative	time	Data	Instr.	Symbol	
0	82	W	1	1	1111	1111	1111	1111	0.0		1E			
1	82	W	1	1	1111	1111	1111	1111	724.0		1F			
2	82	W	1	1	1111	1111	1111	1111	3,045.5		20			
3	82	W	1	1	1111	1111	1111	1111	3,045.5		21			
4	82	W	1	1	1111	1111	1111	1111	3,045.5		22			
5	82	ឃ	1	1	1111	1111	1111	1111	3,045.5		23			
6	82	W	1	1	1111	1111	1111	1111	3,045.5		24			
7	82	W	1	1	1111	1111	1111	1111	3,045.5		25			
8	82	ឃ	1	1	1111	1111	1111	1111	3,045.5		26			
9	82	W	1	1	1111	1111	1111	1111	3,045.5		27			
10	82	W	1	1	1111	1111	1111	1111	3,045.5		28			
11	82	W	1	1	1111	1111	1111	1111	3,045.5		29			
12	82	W	1	1	1111	1111	1111	1111	3,045.5		2 A			
13	82	ឃ	1	1	1111	1111	1111	1111	3,045.5		2 B			
14	82	W	1	1	1111	1111	1111	1111	3,045.5		2 C			
15	82	W	1	1	1111	1111	1111	1111	3,045.5		2 D			
16	82	W	1	1	1111	1111	1111	1111	3,045.5		2 E			±
•														► ¥
TRACE ON	LY got frame	es Fran	nes:5	001(	0:5000),1	Frigged,L	.oop Cnt	:0,Trig D	elay:0,State: 00	0000				- //

Figure 65. Trace Window with Filter Example

# **Combination of Conditions**

When setting up conditions, it is possible to enter multiple qualifiers under a single condition. A qualifier is displayed on a single line under the Trace Condition Display. For example, under Condition A, a qualifier preceded by the word or indicates that condition has multiple qualifiers.

When a trace condition has multiple qualifiers, the fields in the qualifier are logically ORed together. For example, if you define Condition A as a Write to address 81H "OR" a Read from address 82H, the logically combined condition results in a Read "OR" Write to or from address 81H "OR" 82H.

Alternatively, setting condition B to a Write to address 81 and setting condition C to a Read from 82, then triggering or filtering on "B or C" results in the entire condition being ORed rather than the individual fields. The resulting condition is a Write to 81H OR a Read from 82H.

Trace Co	onfiguration			
Trace	Setup Conditions			
Condi	tion: D Cycle:None(or)N	or Data-Mask:	-	
Addr:		P0-Mask:		
Mask:		P1-Mask:	[	
Cond.	Address	Addr. Mask	Cvcle	Data 🔺
A	&timer.sec	FFFF	Read(or)W	
	&timer.min	FFFF	_Read(or)W_	
B	&timer.sec	FFFF	Read(or)N	
OR			_Read(or)N_	
C	&timer.min	FFFF	Write(or)	
OR			Write(or)	
D			None(or)N	
OR			_None(or)N_	
E				
	1			
<u></u> k	<u>Apply</u> <u>C</u> ancel	<u>H</u> elp		

Figure 66. Combination of Conditions

See	ehau • M	for I	EMUL Edit	.68- 	PC -	[Tra New	ce_ Pi	1] 10	Break	nointe	Too	ils C	opfia	Tra	-0	Windo		Hele						< ×
<b>2</b>	, <u> </u>	acro T <u>R</u>	GO GO	ŝ			i⊾ į	Ĩ	 		<u>_</u>		SRC				R	EG	HELP	EXIT			102	2
Fra	me	Ade	dres	33	FWR	EO	E1	Re	elat	ive	tim	e Da	ata	Ins	tr.	Svr	nbo	1			_		T	
-59			8	2 1	W	1	1	2,	942	.5		07	,					-				_	T	Ì
-58			8	2 1	ប	1	1	2,	942	.5		08	3											
-57			8	2 1	ស	1	1	2,	942	.5		09	,											
-56			8	2 1	ស	1	1	2,	942	.5		01	L											
-55			8	2 1	ប	1	1	з,	045	.5		OB	3											
-54			8	2 1	ប	1	1	з,	045	.5		00	;											
-53			8	2 1	W	1	1	з,	045	.5		OI	)											
-52			8	2 1	W	1	1	з,	045	.5		OB	2											
-51			8	2 1	ω	1	1	з,	045	.5		OF	2											
-50			8	2 1	R	1	1	13	.0			OF	2											
-49			8	2 1	R	1	1	9.	5			OF	2											
-48			8	2 1	R	1	1	21	7.0			OF	2											
-47			8	2 1	R	1	1	2,	805	.0		OF	2											
-46			8	2 1	ω	1	1	1.				10	)											
-45			8	2 1	ω	1	1	з,	045	.5		11	1											
-44			8	2 1	ω	1	1	з,	045	.5		12	:											
-43			8	2 1	ប	1	1	з,	045	.5		13	;											
-42			8	2 1	ប	1	1	з,	045	.5		14	ł											
-41			8	2 1	ប	1	1	з,	045	.5		15	5											
-40			8	2 1	ប	1	1	з,	045	.5		16	5											
-39			8	2 1	ប	1	1	з,	045	.5		17	7											
-38			8	2 1	ប	1	1	з,	045	.5		18	3											
-37			8	2 1	ប	1	1	з,	045	.5		19	)										-	
-36			8	2 1	ប	1	1	з,	045	.5		11	L I										ľ	•
-35			8	2 1	hT .	1	1	з.	04.5	- 5		1 F	3										-I	ž
			,																				1	-
TRACE	ONLY	got	frame	es jF	rame	s:198	3(-1	1982	:0),N	ot Trig	iged,L	oop C	nt:0,1	Frig De	elay:	32768	i,Sta	ate: (	00000	00				
Stopped	d St	орре	ed 🗌											L	oad	Code I	Don	е						ļ

Figure 67. Trace Display Filter A

Seeha	u for EMUL	68-PC View	I-[Tra	ce_1] Run	Breakpoint	s Tools	Confin	Trace	Window	Help		l	
20 Lio 1		S <mark>A</mark>	୍ଷ- <mark>ଏ</mark>	Łä≩		v <u>_</u> 000.5 V <b>∏</b> ⊏				REG	ELP EXIT		
Fromo	A al al mar a	- 151			. <b></b>		Dete	Tuetu	. [		- <b>-</b>		
-151	Auures	2 D		1 0	Relative	CIME	pata 20	INSU	.  Symu	1101			
-150	0. 0.	2 R 2 D	1	1 2	7.3 217 O		30 38						
-149	0. 0.	2 R 2 D	1	1 2	, 205 0		30 30						
-148		2 R 2 R	1	1 1	.,005.0		30						
-147	0.	2 R 2 R	1	1 0			30						
-146	0. 8'	2 R 2 D	1	1 2	7.J 217 O		30						
-145	8.	2 F 2 D	1	1 2	, 805 0		30						
-144	8	20	1	1 1	.,000.0 14 n		31						
-143	8:	2 8	1	1 9	1.5		31						
-142	8:	2 R	1	1 2	217.0		3A						
-141	8:	2 R	1	1 2	2.805.0		3 A						
-140	8:	2 R	1	1 1	.4.0		3B						
-139	8:	2 R	1	1 9	9.5		3B						
-138	8:	2 R	1	1 2	217.0		3B						
-137	8:	2 R	1	1 2	2,805.0		3B						
-136	8:	2 R	1	1 1	.4.0		зс						
-135	8:	2 R	1	1 5	5.5		зс						
-134	8	1 W	1	1 5	5.0		1D						
-133	8:	2 R	1	1 1	14.0		00						
-132	8:	2 R	1	1 2	216.0		00						
-131	8:	2 R	1	1 2	2,702.0		00						
-130	8:	2 R	1	1 1	14.0		01						
-129	8:	2 R	1	1 9	9.5		01						
-128	8:	2 R	1	1 2	217.0		01						-
-127	8:	2 R	1	1 2	2.702.0		01						
				- /									
IRACE ONL	r jgot frame	≈∣⊢ra	mes:340	3(-340	JU:U),Not Tri	gged,Loop	o Cht:0,1	rig Dela	y:32768,9	state: OU	0000		
Stopped 9	stopped							Loa	d Code Do	one			11.

Figure 68. Trace Display Filter B or C

## **Building a State Machine Using S(x) Functions**

The following provides an example using S2 - S0 as a 3-bit counter (eight states) for each time the A event equals the First Opcode fetch at address F0CA hex. In this case, the result of S0 - S2triggered the trace when S2, S1 and S0 are all *true*. This example can be expanded by using more events (A-H) in the equations.

Using the program Timer.d07 the address F0CA hex is the address of the timer\_delay function. All trace fields should be at their default values except for the following:

- Trig = (S0 and S1 and S2)
- S2 = S2 AND / (S0 and S1 and A) or / S2 and (S0 and S1 and A)
- S1 = S1 and /(S0 and A) or /S1 and (S0 and A)
- S0 = (S0 and /A) or (/S0 and A)

Trace Type:	Trigger Conditions: Loop Count: 10	
ETR64		ad all as
I/O Address 100	Thg Exp. [so and st an	iu sz ar ⊮
	Break Emulator No C When Done On S2 On Trig	
Cycle Count Enable, S5=	set (a or b) and s0 and s Filter: Record: A	lways 💌
Cycle Count Enable, S5= Loop Counter Condition, S	set (a or b) and s0 and s Filter: Record: A 3= set (a or b) and s0 ar	lways _ <b>_</b> ∕: 0
Cycle Count Enable, S5= Loop Counter Condition, S S2= [set (a or b) and s0 a	Set (a or b) and s0 and s Filter: Record: A Post View and s1 and /s2 clear (a or l Exp:	lways 🔽 r; 0

Figure 69. 6-Bit State Machine

The expression in S0, S1 and S2 could have been written using the Boolean XOR; however, the XOR is not implemented. The equivalent expressions are:

- S2 = S2 xor (S0 and S1 and A)
- $S1 = S1 \operatorname{xor}(S0 \operatorname{and} A)$
- S0 = S0 xor A

#### Example of How to Use the Set-Clear with the Sx Functions

#### S0 = set A clear B

S0 is set to *true* when A becomes *true*. It remains *true* until B becomes *true* (even if A is *false* before B is *true*). A and B in the previous example can be Boolean expressions. This can be used in a number of ways. The following example shows how to create a window for recording.

Record Expression = IF Exp=S0 or A S0 = set A clear B

The A must be in the RECORD expression in order for the result of the SET A to appear in S0 delayed by one frame. Otherwise, the address F0E2 hex will be missed.

Address:	F0E2	Probe0:
Mask:	FFFF	Mask.
	Data:	Probe1:
Enabled	Mask:	Mask

Figure 70. Event Field (A)

Address:	F138	Probe0:
Mask:	FFFF	Mask:
✓ Enabled	Data:	Probe1: Mask:
Miscellaneo		

Figure 71. Event Field (B)

All activities taking place between the execution of the two specified addresses are recorded into the trace buffer. Any calls to subroutines that would be outside of the address range between F0E2 and F138 are included.

Figure 69 is an example of a 6-bit state machine using the Set-Clear and demonstrating how the loop counter and cycle counter work.

The program Timer.d07 located in the Examples directory will write to the symbolic address of Timer.sec (address C0h) at an approximate rate of one second. First click the Reset button on the Speedbar, then click the Go button to see the 6-bit state machine bits being updated in the Trace window status bar.

With this example the loop counter, state machine bit 3, is set for 10. The counter will decrement every time the loop counter condition changes from *false* to *true* (0 to 1). The status of the state machine bits, value of cycle count, and the triggered or not triggered status are all displayed on the status bar in the Trace window.

#### Note

The MSB of the state machine is on the left and the LSB in on the right of the binary display.

## **Tracing During Reset and Go**

If your power-on reset routine writes to any of the registers that must be written in the first 64 cycles after reset, such as the INIT and OPTION registers, then you must always start your program with a Reset and Go command, and not two separate commands (Reset Chip and then Go). This does not apply in test mode, since the 64-cycle limit is disabled in test mode.

The Reset and Go command can also be activated by the **Reset and Go** selection on the **Run** menu. It causes the following actions to occur:

- Emulation mode is entered, trace is started and reset is driven low by the emulator on the same bus cycle.
- Reset is held active (low) for approximately 1/5 second and then released.
- The HC11 comes out of reset, fetches the address of the user's power-on reset routine, and branches to it.

Because of the way Reset and Go is implemented, bus cycles that occur while reset is active are recorded in the trace buffer and counted by the execution cycle counter. Therefore, the first time you stop execution after Reset and Go, the cycle counter will be meaningless.

Trace_1						_	
Frame	Address	Data	Instr.		Symbol [		
-16	FFFE	FO					
-15	FFFE	FO					
-14	FFFE	FO					
-13	FFFE	FO					
-12	FFFE	FO					
-11	FFFE	FO					
-10	FFFE	FO					
-9	FFFE	FO					
-8	FFFE	FO					
-7	FFFE	FO					
-6	FFFE	FO					
-5	FFFE	FO					
-4	FFFE	FO					
-3	FFFE	FO					
-2	FFFE	FO					
-1	FFFF	00					
0	FOOO	8E0113	LDS	#\$0113			
1	F001	01					
2	F002	13					
3	F003	8D06	BSR	\$FOOB			
4	F004	06					
5	FFFF	00					
6	FOOB	CE					
7	113	05					-
8	112	ፑበ					b ±
	tot frames		0( 000074-01	7CO) Triago JL	an Cabl Tri	- Dolour D. Oursell	<u> </u>

Figure 72. Trace Capture of Reset and Go

# 8 Troubleshooting

Before you start troubleshooting, first check the following items:

- Are the cables connected properly?
- Is the pod connected to the emulator board?
- If you are using an HSP box, is the HSP power turned on?
- Did you remove any foam that might be present on the bottom pins of the pod?
- Did you configure Seehau correctly for your MCU and pod?
- If the pod is not connected to your target, are the power and crystal jumpers/switches in the INT position?
- If the pod is connected to your target, is the target power turned on?

# **HSP Box**

#### Step 1. When you start Seehau, does the HSP card LED flash?

- **Yes**. Go to **Step 2**.
- **No**. Make sure the power is on. Make sure the following are connected:
  - HSP box is connected to computer.
  - Power supply is connected to HSP.
  - Pod is connected to emulator board

If the HSP card LED is still not working, refer to the "Debugging the Parallel Port" section.



Figure 73. HSP Card LED

# Step 2. If your pod has a reset LED, does it flash when you start Seehau?

- Yes. Go to Step 4.
- **No**. Go to **Step 3**.

# Step 3. Do board I/O addresses match the values in the Seehau configuration?

If your reset LED does not flash or your pod is not equipped with a reset LED, verify that the board I/O addresses (for emulator and trace boards) match the values in the Seehau Configuration:

- **Yes**. The I/O addresses match the values:
  - 1. From the **Start** menu, select **Programs**.
  - 2. Select **SeehauHC11**, then click **Reconfig**. If the board I/O addresses match the values in the Seehau configuration, go to the "Configuring Address Settings with Windows Operating Systems" section in Chapter 2. Pay specific attention to alternate addressing.

If you still encounter problems, contact Nohau Technical Support.

- **No**. The I/O addresses do not match the values:
  - 1. From the Start menu, select Programs.
  - 2. Select SeehauHC11 and click Reconfig.
  - 3. Enter the appropriate values.

Now does the reset LED flash?

• **Yes**. The reset LED flashes.

Does Seehau start?

- Yes. Troubleshooting is complete!
- No. Seehau does not start. Go to **Step 4**.
- No. The reset LED does not flash. Contact Nohau Technical Support.

# Step 4. Will Seehau start if you configure for test mode after reset?

- **Yes**. Refer to Chapter 3, "Installing the Pod Boards." Review the "Installing and Configuring the New MCU" section.
- **No**. Refer to Chapter 2, "Installing the Hardware." Review the "Configuring Address Settings With Windows Operating Systems" section.

Is the problem solved?

- Yes. Troubleshooting is complete!
- No. Contact Nohau Technical Support.

## **Debugging the Parallel Port**

**Step 1**. Disconnect other devices that might be sharing this parallel port (such as printers, zip, or jazz drives, parallel CD ROM drives, or software dongle keys).

Now is it working?

- **Yes**. You're done. You might opt to purchase an additional parallel port card.
- **No**. Do the following:

#### **NT Users**

Check the Nohauxx driver status by doing the following:

- To check the status, go to the **Start** menu. Select **Control Panel**. Then double-click **Devices**.
  - If the status shows **Started**, go to **Step 2**.
  - If the status shows **Stopped**, check the ParPort driver for **Started** status.
  - If the ParPort driver shows **Stopped** click **Start**.
- Now re-check the driver status.
  - If the driver shows **Started**, try restarting Seehau.
  - If the ParPort driver still shows **Stopped**, go to NT Diagnostics:
    - 1. From the **Start** menu, select **Programs**.
    - 2. Then select **Administrative Tools**, and click **Windows NT Diagnostics**. The Windows NT Diagnostics window opens.
    - 3. Click the **Resources** tab.
    - 4. Click I/O Port. Scroll down to address 378 (LPT1) and look for a device at this address.
    - 5. From the Control Panel, double-click **Devices**. Disable the device located at 378.
    - 6. Attempt to restart Seehau. If this fails, go to Step 2.

#### Windows 9x Users

Check the parallel port mode. Go to **Step 2**.

#### Windows 2000 Users

Verify that the Nohau11 device driver is properly installed. Do the following:

- 1. From the Start menu, select Programs. Select Accessories, then click System Tools.
- 2. Double-click System Information. The System Information window opens (Figure 74).

🛂 System Information		
$ \underline{A}$ ction $\underline{V}$ iew $\underline{I}$ ools $ \underline{I} \leftarrow \underline{V}$	→ 🗈 💽 🖆 🎒	B; 😫   🖬 🛎 🗊 🔕
Tree	Item	Value
System Information System Summary Government Software Resources Software Environment Software Environment Internet Explorer 5	OS Name Version OS Manufacturer System Name System Name System Manufacturer System Model System Type Processor BIOS Version Windows Directory Locale Time Zone Total Physical Memory Available Physical Memory Total Virtual Memory Available Virtual Memory Page File Space	Microsoft Windows 2000 Professional 5.0.2195 Build 2195 Microsoft Corporation FTL Not Available X86-based PC x86 Family 6 Model 5 Stepping 1 GenuineIntel ~400 PhoenixBIOS 4.0 Release 6.0 D:\WINNT United States Pacific Daylight Time 130,604 KB 43,040 KB 442,056 KB 267,704 KB 311,452 KB
	<u> </u>	

Figure 74. System Information Window

- 3. Click Software Environment.
- **4.** Click **Drivers** to display a list of active drivers. Refer to the **Name** column and scroll down to Nohau11 (Figure 75).
- 5. In the State column, verify the driver is running. In the Status column, you should see OK.

Action ⊻iew Tools ↓ ← →	Name	e 🕘 🖻 🗟 😫 🗍 🗖	🚅 🙀 🔕		
	Name				
Tree		Description	Туре	State	Status 🔺
System Information System Summary Hardware Resources Software Environment Software Environment Software Environment Variables Software Environment Variables Software Connections Running Tasks Loaded Modules Services Startup Program Groups Startup Programs OLE Registration Toternet Explorer 5	mspqm mup naifiltr naifsrec nbf ncrc710 ndis ndistapi ndiswan ndproxy netbios netbt netdetect nohau11 nohau12 nohau16x nohau16x nohau162 nohau196 nohau262 nohau51	Microsoft Streaming Qualit Mup NaiFiltr NaiFsRec NetBEUI Protocol Ncrc710 NDIS System Driver Remote Access NDIS TAPI Remote Access NDIS WA NDIS Proxy NetBIOS Interface NetBios over Tcpip NetDetect Nohau11 Nohau12 Nohau16 Nohau16 Nohau16 Nohau16 Nohau16 Nohau16 Nohau16 Nohau16 Nohau16 Nohau16 Nohau262 Nohau51	Kernel Driver File System Driver File System Driver File System Driver Kernel Driver	Stopped Running Running Running Running Running Running Running Running Running Running Running Running Running Running Running Running	OK         OK           OK         OK

Figure	75.	List	of	Active	Drivers
J					

System Properties			? ×
General Network Identification Hardware	User Profiles	Advanced	1
Hardware Wizard The Hardware wizard helps yo unplug, eject, and configure yr	u install, uninstall our hardware.	, repair,	
	<u>H</u> ardware	Wizard	
- Device Manager			
The Device Manager lists all the on your computer. Use the De properties of any device.	ne hardware devi vice Manager to	ices installed change the	
Driver <u>S</u> igning	<u>D</u> evice M	anager	
Hardware Profiles Hardware profiles provide a wa different hardware configuratio	ay for you to set u ns.	up and store	
	Hardware	<u>P</u> rofiles	
ОК	Cancel	AP	ply

Figure 76. System Properties Window

If the ParPort driver still shows "Stopped," do the following:

- 1. Right-click the My Computer icon on your desktop, and select **Properties**. The System Properties window opens (Figure 76).
- 2. Click the Hardware tab. Then click Device Manager. The Device Manager window opens (Figure 77).



Figure 77. Device Manager Window

Action View $   \leftarrow \rightarrow  $ IIII $ $ $ $		
∃,, FTL		
🗄 🛄 Direct memory access (DMA)		
🖻 🛄 Input/output (IO)		
	; controller	
	pt controller	
	2 Keyboard (101	/102-Key)
	2 Keyboard (101	/102-Key)
	ne clock	
	; controller	
	upt controller	
	s controller	
[000000E0 - 000000EF] PCI bus		
[000000EA - 000000EB] Motherboard resourc	es	
	or	
[00000100 - 00000CF7] PCI bus		
(00000120 - 00000127) Crystal WDM Audio C	ontrol Registers	
🔄 [00000170 - 00000177] Secondary IDE Chanr	nel	
[000001F0 - 000001F7] Primary IDE Channel		
[00000200 - 00000207] Crystal WDM Game P     [     [         [         [	ort	
	odec	
UUUUU2/4 - UU000277] ISAPNP Read Data Po	orc	
[00000279 - 00000279] ISAPNP Read Data Po	ort	
UUUUU2F8 - UUUUU2FFJ U.S. Robotics 33.6K F	AX INT PhP	
	I Compatible	
UUUUU3/U - UUUUU3/1] Motherboard resource	es	
[UUUUU376 - UUUUU376] Secondary IDE Channel [Interpretation operators] For printing part (1977)	nei • \	
Y [00000378 - 0000037F] ECP Printer Port (LPT	1) - d	
QC [UUUUU388 - UUUUU388] Crystal WDM Audio C [] [00000380 - 00000388] Diama-d Multimedia 5	UURC Swar CL 1000 Pro-	
	The GLIDUU Pro	

Figure 78. Device Manager Window Displaying the System Resources

- **3.** In the Device Manager window, select the **View** menu. Then click **Resources by Type**. A window appears that shows system resources (Figure 78).
- 4. Double-click Input/Output (I/O).
- 5. Scroll down to address 378 (LPT1) and look for a device at this address. Go back to the Control Panel and double-click **Devices**. Disable the device located at address 378. Attempt to restart Seehau. If this fails, proceed to **Step 2**.

**Step 2.** Check the parallel port mode.

- 1. Reboot and enter BIOS setup. From BIOS setup, check for one of the following parallel port modes:
  - Normal
  - Standard
  - Compatible
  - Output only
  - Bi-directional
- **2.** Ensure that one of these modes is selected.
- **3.** Then try selecting another mode.
- 4. Save your settings and reboot.

#### Note

The following modes have been known to cause problems: ECP, EPP, or ECP + EPP.

# ISA

# Step 1. If your pod has a reset LED, does it flash when you start Seehau?

- Yes. Go to Step 3.
- No. Go to Step 2.

# Step 2. Do board I/O addresses match the values in the Seehau configuration?

If your reset LED does not flash or your pod is not equipped with a reset LED, verify that the board I/O addresses (for emulator and trace boards) match the values in the Seehau Configuration:

- Yes. The I/O addresses match the values:
  - 1. From the **Start** menu, select **Programs**.
  - 2. Select **SeehauHC11**, then click **Reconfig**. If the board I/O addresses match the values in the Seehau configuration, go to the "Configuring Address Settings with Windows Operating Systems" section in Chapter 2. Pay specific attention to alternate addressing.

If you still encounter problems, contact Nohau Technical Support.

#### • No. The I/O addresses do not match the values:

- 1. From the Start menu, select Programs.
- 2. Select SeehauHC11 and click Reconfig.
- 3. Enter the appropriate values.

Now does the reset LED flash?

#### • Yes. The reset LED flashes.

Does Seehau start?

- Yes. Troubleshooting is complete!
- No. Seehau does not start. Go to **Step 3**.
- No. The reset LED does not flash. Contact Nohau Technical Support.

# Step 3. Will Seehau start if you configure for test mode after reset?

• **Yes**. Refer to Chapter 3, "Installing the Pod Boards." Review the "Installing and Configuring the New MCU" section. • **No**. Refer to Chapter 2, "Installing the Hardware." Review the "Configuring Address Settings With Windows Operating Systems" section.

Is the problem solved?

- Yes. Troubleshooting is complete!
- No. Contact Nohau Technical Support.

# **Known Device Driver Conflicts**

Nohau is aware of potential device driver conflicts with certain network cards running on Novell/ Netware networks. Problems have been reported with both 3COM ISA network cards and some Novell network cards. Most of these problems have been experienced when running Windows NT or Windows 2000 operating systems.

### **Possible Symptoms**

- When starting Seehau, communication with the network stops. (You will be unable to access resources on the network.)
- Seehau will not start.

A possible solution might be to change you network card. Nohau Support has not tested all network cards, although some customers have reported that the following network cards have resolved this conflict:

- Intel Ether Express Pro 10/100 ISA
- 3COM Etherlink III (905B or later) 10/100 PCI
- Bay Networks NetGear FA310TX 10/100 PCI

# If the Emulator Does Not Start When Connected to the Target System

- Make sure power is applied to the target system.
- If the target has an external watchdog timer, make sure you do not select **Connect Reset to Target** in the **Emulator Configuration** dialog box.
- Check the E-Clock for a clean signal.
- Try switching the crystal jumpers/switches to the INT position.
- Disconnect the target. Make sure you change the crystal and power jumpers/switches to the INT position. Then try starting Seehau.

- Check the orientation of the target adapter. Confirm that the adapter is inserted properly. For more information, refer to Chapter 5, "Connecting the Emulator to Your Target Board."
- Check for grounding problems. The emulator and target should have a solid common ground. Targets that are improperly grounded or designed with a *floating* ground might experience improper operation. A closer examination of control signals might reveal excessive over / undershoot or ground noise.
- If you are able to start the emulator, the problem is with one or more of the following critical target signals:
  - address and data bus
  - R/W signal
  - E-Clock
- Check the target for any device that is enabled by address qualification only and does not use E-Clock and/or R/W signals.
- Check the address/data bus loading. If your target design approaches maximum fanout for CPU drive capability, the emulator might not function correctly. This is caused by additional loads (approximately two TTL loads) from the pod board.

## **Target Does Not Operate Correctly**

Problem:	Serial port is not operating correctly.
Cause/ Solution:	<ul> <li>Check jumpers/switches on pod board for external crystal selection.</li> <li>Check signal and ground connections between pod and target.</li> </ul>

Problem:	Cannot access target memory or memory mapped I/O.
Cause/ Solution:	<ul> <li>Check the Memory Map Configuration tab to ensure that the memory address range is mapped to target. (For details, refer to Chapter 4, "Installing and Configuring the Seehau Software." Go to the "Starting Seehau" section.</li> </ul>
	<ul> <li>Check R/W and E-Clock signals on the target.</li> </ul>
	Make sure you have an expanded mode pod.

Problem:	Cannot access SFRs that are write restricted to the first 64 E-Clock cycles after reset.
Cause/	• Use <b>Reset and Go</b> from the <b>Run</b> menu or the Reset and Go button on the Speedbar.
Colution.	<ul> <li>Check to make sure the SFR base address jumpers are set correctly.</li> </ul>

Т

Problem:	Cannot access Ports B, C, and F (on non-multiplexed MCUs) on single-chip mode pods.
Cause/ Solution:	• Check the <b>Memory Map</b> tab to ensure that the SFR memory address range is mapped to target.
	• Check to make sure the SFR base address jumpers are set correctly. Refer to Chapter 2, "Installing the Hardware," and review jumper details for your specific board.
	<b>Note</b> : If you are re-mapping the SFRs, you need both the original and destination addresses mapped to the target.
Problem:	• Target memory or memory-mapped I/O gets unwanted data written in monitor mode (data corruption).
	• Target is not using E-Clock and/or Write to qualify writes to target memory.
	• E-Clock or WR gated/non-gated option is selected for non-gated.
Cause/	If your pod has E\GE and/or W\GW jumpers, set the jumpers to the GE and/or GW position.
Solution:	When in monitor mode, Nohau gates the E-Clock and Write strobe signals to prevent accidental writes to the target. If the target control logic does not qualify writes with these signals, target data might accidentally be corrupted. If your pod has E\GE and/or W\GW jumpers, setting these jumpers to the E or W position might cause unwanted writes to occur. If the target must have a

## Avoid Setting the E/GE Pod Jumper to the E Position

Most EMUL68 pods have a strip of three jumper pins labeled E on one side of the strip and GE on the other side. Placing a jumper from the center pin to the outer pin labeled E will cause ECLK to be driven to the target for addresses that are mapped to the target. This occurs regardless of whether the emulator is in monitor mode or emulation mode. Due to the emulator's design, certain locations in your target space are written when the emulator is in monitor mode. The commands that are entered in monitor mode determine which locations are destroyed.

By placing a jumper from the center pin to the outer pin labeled GE, you will gate the ECLK signal so that ECLK is not driven to the target in monitor mode. This prevents writing to the target in monitor mode and is the default setting from the factory. This is the preferred selection.

Unless you have a very good reason, do not set this jumper to the E position. Leave the jumper at the factory default setting of GE. If you set it to the E position, then expect that certain locations on your target will be written to while the emulator is in monitor mode.

# Special Emulation Behavior When Using the Reset and Go Command

Start your program with a Reset and Go command rather than two separate commands (Reset Chip and then Go) for the following scenario: if your power-on reset routine writes to any of the registers that must be written in the first 64 cycles after reset, such as the INIT and Option registers. This does not apply in test mode, since the 64-cycle limit is disabled in test mode.

The Reset and Go command can also be activated by pressing Ctrl G. This command causes the following actions to occur.

- Emulation mode becomes active, trace starts, and reset is driven low by the emulator on the same bus cycle.
- Reset is held active (low) for approximately 1/5 second and then released.
- The HC11 comes out of reset, fetches the address of the user's power-on reset routine, and branches to it.

Bus cycles that occur while reset is active are recorded in the trace buffer and counted by the execution cycle counter. Therefore, the first time you stop execution after Reset and Go, the cycle counter will be meaningless.

# **Appendix A. Bank Switching**

# **Required Pod Board Connections for Tracing Banked Applications**

Read this section if you have a trace board and are working with an application that consists of banking application code.

Signal Input	Pod Connection Point	Bank Bit #
E0	Pin labeled E0	0
E1	Pin labeled E1	1
EO	Pin 38 of the pod cable connector (K and P series pods there is a pin labeled B0 which is already connect to pin 38.)	2
E1	Pin 29 of the pod cable connector (K and P series pods there is a pin labeled B1 which is already connect to pin 29.)	3

## **Bank Switch Control Signals**

The trace board will automatically trace the signals on E0 and E1 but will not automatically trace the signal connected to pins 38 and 29. This means to trace this signals you must also connect these to the PROBE1 bit 0 and 1 locations. Refer to Appendix E for more information and location on this pins. This will allow the trace to synchronize the appropriate source code for the respective bank that was executed and captured.

Normally, the PROBE1 inputs are connected to one of the microcontrollers ports. In order to trace the bank switch signal the shunting header must be removed from the jumper header pin so that you can connect the signal to the correct input on the PROBE1 pin header. Refer to Appendix E for identification of the of the PROBE1 pins.

The PROBE1 pin header can have two or three rows of pins. If it has three the PROBE input pin is located on the center pin or the header for each bit position. If it has two rows of pins, typically the lower row of pins is connected to the PROBE inputs. Refer to Appendix E for identification of the PROBE1 pins.

In the trace display the fifth digit of the address will represent the bank number following by the normal 64K address. For example, bank 5 address 8000h will be displayed as 58000h in the trace buffer.

# Pod Setup for Bank Switching With K and P Series Pods

The POD–11KE has four pins where the bank switch signals can be attached: E0, E1, B0 and B1. The two high order bits B0 (E0 and B1 (E1) if used should also be connected to the PROBE1 bits 0 and 1 respectively. These are located to the left of the E0 and E1 pins on the 2 by 6 header near the bottom of the pod, if you hold the pod with the ribbon connector in your left hand. The connections from the pins labeled B0 and B1 to the pins directly below these two are for PROBE1 bits 0 and 1.

# Support for the K and FL Families when Using Internal Banking Logic

Pod setup requires connecting the active XA signals on Port G to the following pins on the pod: E0, E1, B0, and B1 (listed from lowest to highest order). On POD–11KE, you do not have to solder bits 2 and 3 of the bank select signals (called E0 and E1 in the manual) to the cable connector as described, since POD–11KE has two pins labeled B0 and B1 to provide the same function.

Holding the pod with the cable connector on the left, you will notice there is a dual-row header with two rows of six pins about 1 inch above the bottom edge, just below resistor pack RP3. The top row of this header is connected to Port G pins from 0 to 5, defined from right to left beginning with Port G0 positioned to the far right on the top row. Port G bit 6 is positioned to the far left of the bottom row. Port G carries the XA signals. Some of these signals will need to be connected to the posts labeled E0, E1, B0 and B1 on the bottom row of the same header, starting with E0 as the second pin from the right on the bottom row, and going from right to left.

For example, if your application has 16 8K banks then connect the following pins on the header as described previously:

## K or FL Pod Pin Configurations Using 16x8K Banks

XA Signal	Port G Pin	Connect To Pin
XA13	PG0	E0
XA14	PG1	E1
XA15	PG2	B0
XA16	PG3	B1

## FL Pod Pin Configurations Using 32x16K Banks

XA Signal	Port G Pin	Connect To Pin
XA14	PG0	E0
XA15	PG1	E1
XA16	PG2	B0
XA17	PG3	B1
XA18	PG4	B2

On page 4–21 of the 'K4 manual (Motorola document MC68HC11K4/D), Table 4–8 shows which XA signals are active depending on bank area size, and in certain cases, bank area location. The relevant information in that table is summarized below modified to assume that there are no more than 16 banks (the maximum allowed by SeehauHC11), and to ignore XA14 for 32K banks with bank area starting at 4000.

Bank Size	Bank Area Start Location	Active XA Signals	Port G Pins to Connect	Max # of Banks
8K	Any 8K bndry	XA13–XA16	PG0–PG3	16
16K	Any 16K bndry	XA14–XA17	PG1–PG4	16
32K	0/4000/8000	XA15–XA18	PG2–PG5	15

# Sample MCU Configuration Showing Bank Size vs. Active XA Signals (K or FL Families)

# Sample MCU Configuration Showing Bank Size vs. Active XA Signals (FL Family)

Bank Size	Bank Area Start Location	Active XA Signals	Port G Pins to Connect	Max # of Banks
8K	Any 8K bndry	XA13–XA17	PG0–PG4	32
16K	Any 16K bndry	XA14–XA18	PG1–PG5	32
32K	0/4000/8000	XA15–XA18	PG2–PG6	31

## Note

If you use 64 banks, connect PG6 to BS3 using the XA jumper block. Configure Port G bit 6 to switch between the first 32 banks and the second 32 banks. The pod XA jumper B3/PG6, connects to the emulator only. To get the bankswitch bit 6 to the trace, connect PG6 to PROBE1-3 middle pin after removing the jumper. (PROBE1 is marked PD/PH.)

It is only necessary to connect active XA signals to pod posts E0, E1, B0 and B1 (B2 and B3 for POD–11FL0). For example, if you have only four banks connect only two XA signals.

If you use 32K banks and your bank area starts at 4000, do not connect XA14 to E0 even though XA14 is used in the addressing process. The signal XA14 is not actually part of the bank number. Connect XA15 to E0, XA16 to E1, XA17 to B0, and XA18 to B1.

## Note

The 512K emulator board can support only fifteen 32K banks if you map the nonbanked area to emulation memory. You must reserve 32K of emulation memory for the non-banked area. Similarly, if you map the 48K non-banked area to emulation memory, the 256K board can only support thirteen 16K banks.

In order to see source code when using more than four banks, connect the active high-order bank select signals B0 through B3 to PROBE1, pins 0 through 3. The low order bank signals E0 and E1 are already connected to the trace board. Refer to Appendix E, "Trace Probe Headers" for the location of PROBE1.

# **Appendix B. Disabling Cycle Stretching**

Disable cycle stretching on the K0/K1/K3/K4 if you are emulating single-chip mode applications. Clock stretching is not needed in expanded mode, or emulating a KA4 with factory-supplied K4 MCU on the pod.

If you are emulating any K family processor and if one of the following is true, you should dis-able the default cycle stretching on the K4's program chip-select pin in expanded mode by writing zeroes to bits 0 and 1 of the Chip Select Clock Stretch Register, (CSCSTR):

- You are emulating a single-chip mode application using POD–11KS.
- You are emulating an expanded-mode application using POD-11KE, you use external memory selected by the program chip-select pin to store your program, and that device (EPROM, flash or RAM) is fast enough for the MCU to run without cycle stretching on the program chip select pin.
- You are emulating a KA4 in either single-chip or expanded mode using a POD-11KE or POD-11KS with the factory-supplied K4 MCU in the socket of the pod.

This should be done as one of the first instructions of your power-on reset interrupt service routine and can be completed with one instruction, CLR CSCSTR. In order to reduce program load time, you can also disable cycle stretching on K family parts before loading your program by using the cycle stretching disable check box option.

With the Seehau interface, the same can be accomplished by selecting the **Cycle Stretching Disable** option in the **Emulator Hardware Configuration** tab from the **Config** menu.

#### Note

This check box has no effect on chips that do not support cycle stretching.

The default stretch on the program chip select pin is one cycle in expanded mode and zero cycles in test, single-chip and bootstrap modes. Disabling the default stretch on CSPROG will have the following benefits:

- Your program will run nearly twice as fast.
- Default stretching on the program chip select pin reduces the 64-cycle limit after reset for setting certain registers to an effective value of approximately 32 cycles; disabling cycle stretching as soon as possible after reset will prevent most of this reduction.
- The emulator will respond more quickly to commands entered that require communication with the emulator after you have disabled stretching.

For single-chip mode applications, disabling cycle stretching is essential for accurate emulation because the HC11K4 in the pod is actually operating in expanded mode, and so stretching is enabled out of reset. If you do not disable stretching, your program will appear to run at approximately half the speed that it will run when your code is burned into the chip and installed directly into your target.

If you want to avoid the requirement of clearing the E-Clock stretch register for KA4 applications, you can purchase an adapter from Nohau which allows you to replace the factory-supplied K4 in the pod with a user-supplied KA4 MCU (Part # EDI/68PL/84PL-ZL-KA4/K4). Contact Nohau Customer Support for details.

# **Adjusting Trace Time Stamp for Cycle Stretching**

If your pod has a K1/K2/K4 part, and you do not disable cycle stretching in expanded mode as described in the last two sections of this document, then you should set crystal frequency in Seehau's **Emulator Configuration** tab to half of the actual frequency of your crystal. Default cycle stretching on the K and C family parts doubles the length of all cycles that access program memory, which is probably most of them. Cycles that access internal memory and special function registers are not doubled. Dividing crystal frequency by two if stretching is enabled is necessary so that Seehau can correctly calculate timeout values to perform certain operations that require communication with the emulator.

# Appendix C. Considerations for Placement of Internal RAM, Special Function Registers, and EEPROM

Most versions of the HC11 allow the application program to relocate internal RAM and special function registers (SFRs) to the start of any 4K boundary by writing to the INIT register. In some cases, the on-chip EEPROM's location can be selected by reprogramming the CONFIG register or, on the K family and its derivatives, by writing to the INIT2 register.

Due to the internal architecture of EMUL68, there are a few restrictions on where internal memory can be relocated:

• If the internal EEPROM occupies an area up to and including a location xFFF where "x" represents any hex digit from 0 to F, then the EEPROM cannot be located from Bxxx to BFFF in test mode, or at Fxxx to FFFF in expanded mode. Parts that currently fall into this category include the HC811E2, the HC11F1, and the K, N and P families.

#### Note

If you are emulating a part that runs in single-chip mode on your target system, the chip in the pod actually runs in expanded mode.

- On the 68HC811E2 where the EEPROM is 2K in size, in addition to the restriction noted above it cannot be moved to reside at 4800 4FFF, 5800 5FFF, or 6800 6FFF.
- The internal RAM on the F1, K4, or P2 cannot be relocated to 5000 or 6000.
- The internal RAM on the PH8 cannot be relocated to 3000, 4000, 5000, 6000 or 7000.

# Appendix D. Configuring Seehau to Read the On-Chip EPROM

#### Note

The following steps should be adaptable to other processors in the HC11 family, although they have not yet been tested with other processors.

Do the following steps to enable the on-chip EPROM on the HC11E9 processor:

- 1. Start the emulator. From the Seehau **Config** menu, select **Emulator**. The **Hardware Config** tab opens.
- 2. In the Miscellaneous area, select **Test Mode after Reset**. Then click **OK**.
- **3.** Right-click on the Register window, and select **Special Register**. A window opens where you can add SFRs.
- 4. In the SFR window, double-click **Special**.
- 5. Scroll down and click **Config**. Then click the > to add the Config register.
- 6. Click Add to. A list menu appears. Select New Window. A new Register window opens with the Config register displayed. Now close the SFR window.
- 7. From the New Register window, right-click the Config register. Select **Edit bits**. The Bit Editor (CONFIG) window is displayed.
- 8. From this window select bit 1 ROMON. Click OK.
- 9. Click the Reset the chip icon unterstand on the Seehau Speedbar.

Do the following steps to copy the contents of the EPROM to emulation RAM:

- 1. Verify that all memory is mapped to the emulator.
- **2.** Right-click in the Data window. Select **Block**, then click **Block Move**. The **Block Move** dialog box opens. Enter data as shown in Figure 79:

Block Move Dia	log	×
Source		Destination
<u>S</u> tart Address	D000	Address 4000
End Address	• FFFF	
<u>L</u> ength	0	
Sp <u>a</u> ce	DATA	
	<u>D</u> k	<u>C</u> ancel <u>H</u> elp

Figure 79. Block Move Dialog Box 1

- **3.** From the New Register window, right-click the Config register. Select **Edit bits**. The Bit Editor (CONFIG) window opens.
- 4. From this window clear bit 1 ROMON. Click OK.
- **5.** Click the Reset the chip icon **I** on the Seehau Speedbar.
- 6. Right-click in the Data window. Select **Block**, then click **Block Move**. The **Block Move** dialog box opens. Enter data as shown in Figure 80:

Block Move Dialog 🗙									
-	Source	- /				Destination	n		
	<u>S</u> tart Address		4000			Address	D000		
	End Address	۲	6FFF			Space	DATA		ਜ
	Length	0	1				,		
and the second se	Sp <u>a</u> ce		DATA		•				
				<u>0</u> k		<u>C</u> ancel		<u>H</u> elp	

Figure 80. Block Move Dialog Box 2

- 7. Right-click in the Data window. Click **Save Memory Dump**. The **Save Memory to File (DATA)** dialog box opens.
- 8. Click **OK**.

Save Memory to File		×
File <u>N</u> ame C:\Nohau\Seeh	auHC11\EPROM.S19	<u>B</u> rowse
© Entire Space	Address Range	Memory space:
Range	Io FFFF	Format:
<u>D</u> K	<u>C</u> ancel <u>H</u> elp	

Figure 81. Save Memory Dump Dialog Box
# **Appendix E. Trace Probe Headers**

Each pod has two clusters of 100 mil header pins, usually in two or three rows of eight pins per row. One of the rows of each cluster is called PROBE0 or PROBE1. The TTL signals on these probes are captured in the trace buffer. When there are three rows, the middle row is always the probe signals and the outside rows connect to the processor's I/O ports. Specific I/O ports are usually labeled on the pod silkscreen as Px, such as PA for Port A, PD for Port D, and so on. If there are only two rows, then one row is the probe pins and the other row carries the port I/O signals. Jumpers can be used to connect the I/O port pins to the probe pins, and pods usually come from the factory with these jumpers installed.

To locate a particular set of probe pins (0 or 1), a good general rule is that except for POD–11S, PROBE0 is associated with Port D. On POD–11S, PROBE1 is associated with Port D.

		PROBE0		PROBE1	
Pod Type	Header Location	Location	Ports	Location	Ports
POD-11E	LR	JB4/Left	D	JB5/Right	<b>A</b> , E
POD-11S	LR	JB4/Left	E, C, <b>A</b>	JB5/Right	В, <b>D</b>
POD11DE	LR	JB9/Left	D	JB10/Right	Α
POD-11DS	LR	Left	<b>D</b> , B	Right	<b>A</b> , C
POD-11FE	UR	Right	<b>G</b> , D	Left	<b>E</b> , A
POD-11KS	LR	Right	<b>D</b> , H	Left	<b>A</b> , G
POD-FL0	LR	Left	<b>D</b> , H	Right	<b>A</b> , J
POD-11KE	UR	Left	<b>D</b> , H	Right	<b>A</b> , E
POD-11Px is the same as POD-11Kx.					

The following table helps you identify which of the two header clusters is associated with a particular probe:

#### Note

The use of bold text in this table designates a default connection.

For CE, Gx, Jx, Lx, and Nx, contact Nohau Technical Support.

The terms left, right, top, bottom, upper and lower used in this table apply when the pod is held so that the ribbon cable connector is on the left.

Header Location—Location on the pod of probe header clusters.

LR—Lower right corner of pod, when held with ribbon cable connector to the left.

UR—Upper right corner of pod, when held with ribbon cable connector to the left.

**PROBE0/1 Location**—Location on the pod of this probe's header cluster with respect to the other probe's header.

JBx—Silkscreen label for header cluster, if there is one.

Left, Right, Upper, Lower—Describes the location of the header cluster containing pins for this probe with respect to the other probe.

**PROBE0/1 Inputs**—I/O ports available in this header cluster. If two letters appear in this column, the header cluster is three rows of eight pins each, with probe pins as the middle row. The first letter shown is the port on the top row, the second letter shown is the port on the bottom row.

If only one letter appears, you have a POD-11E or POD-11DE and the probe header cluster contains only two rows. In that case, the letter shown in this column represents the port on the top row, and the bottom row (closest to the edge of the pod) carries the probe pins.

If you have a POD–11S, the header cluster associated with PROBE0 is four rows, which contain from top to bottom as follows: Port E, Port C, PROBE0, Port A.

# **Appendix F. Restrictions and Differences**

The following describes some restrictions that apply when the EMUL68–PC emulates the different modes of the 68HC11. Differences are noted between operation of the EMUL68–PC and the 68HC11.

# **Executing Code from the HC11's Internal Memory**

Code can be executed for the microcontroller's internal RAM or EEPROM memories. However, it is not possible to break emulation if the code is executing from either of these two memory areas. If a breakpoint is encountered in these areas, the emulator will enter a pending break state. As soon as the emulator exits the regions of the internal memory, emulation will stop.

If you try to manually stop emulation, two Seehau error message boxes open. The first error message displays **Failed to break emulation** and the second message displays **trying to stop emulation**. When the program exits the internal memory access and moves to external memory, the emulator can stop execution.

If you are single-stepping through code and the code jumps to internal memory, two Seehau error message boxes open. The first message displays **Failed to break emulation** and the second message displays **waiting for emulation to stop > step**. When the program exits the internal memory access and moves to external memory, the emulator can stop execution.

If the code does not exit the internal memory and you want to stop emulation, press the reset button on the pod. If you try using the Reset button in the Seehau interface, you will receive a few Seehau error messages, and the software will exit without saving settings.

When code is executed in internal memory, data from data read cycles will not appear on the port pins unless you are in Test mode and the IRV bit in HPRIO is set. The trace cannot record the correct data from these cycles. Therefore, the trace disassembler cannot interpret the data and will display erroneous mnemonics or will display the recorded data in Frame mode. If this causes a problem, use this workaround: Re-map the internal memory to an unused area. The emulator memory can then be used in place of the internal memory. For example:

LDAA #21	For K, P, and D pods use the values of 20 (hex).		
STAA \$103D	Address of the INIT register. Use address 3D (hex) for K, P, and D pods.		
NOP	Sets a breakpoint on this instruction.		

From a Data window, modify the values at address FFFE to C0 and FFFF to 00. Modify the values from the **Run** menu. Then click **Reset and Go** to execute the code. This command moves the internal RAM from the normal reset condition to address 2000h. Code should now execute from emulation memory so you can debug your application.

#### Note

INIT can only be written to during the first 64 cycles, therefore the Reset and Go operation must be used.

For the EEPROM memory, do the following:

- 1. From the Config menu, click Emulator. The HDW Config tab opens.
- 2. From the HDW Config tab, select the Test Mode after Reset option.
- 3. Click OK.
- **4.** From the Data window, go to the address of the CONFIG register (103Fh or 3Fh depending on your processor type) and enter a new value to turn off the EEON bit.
- 5. Now click the Reset button on the Speedbar, and the change should take effect.
- 6. Bring up the HDW Config tab again and clear the Test Mode after Reset option.
- 7. Click **OK**.

## **Stack Considerations**

If the stack is within the register bank or in EEPROM when a break occurs, the break will be executed (if on an external instruction). However, you will get an error message. This situation most likely occurs from a bug in the user program, and emulation should not be continued. Instead, go to the **Run** menu, and click **Full Reset** so that emulation can resume.

The User stack of the 68HC11 is normally not used by the emulator. This difference has a noticeable effect only if the stack is in internal RAM when emulation is started: the monitor program performs a PSHA and a PULA which destroys the next unused byte on the stack. The PSHA and PULA allows you to load the A-register without changing any of the condition code flags. A problem would only occur if the next unused byte on the stack was in fact used for data storage, for example. In other words, the stack was at its lowest allowable point. No problem occurs if the stack is in external memory because the emulator's monitor mode overlay memory is used.

## TCNT

The free-running Timer Counter Register (TCNT) is not stopped when emulation breaks. There is actually no way to stop it, but everything connected to it, (such as Output Compare, Input Capture, and so on), will be disabled. The Timer Counter is read when the emulation breaks and the value in the TCNT Special Function Register shows the value of the Timer Counter after emulation was stopped.

## **EEPROM Writes**

EEPROM is taken care of by the emulator when writing. As long as the EEPROM is writable, SeehauHC11 will do the special procedure required to get that data written. If the write is to an EEPROM, the EEPROM must be enabled (bit 0 in the CONFIG register). If the CPU used has the BPROT register, that register has to be set properly so as not to protect the memory. From the **Config** menu, click **Emulator**. From the **HDW Config** tab, select the BPROT override for those chips that have the BPROT register. Enter a value in and select this option to enable or disable protection to areas of the EEPROM memory.

## **Special Function Registers**

The 68HC11 has many Special Function Registers (SFR). Three of these SFRs deserve comment: INIT, HPRIO, and CONFIG.

**INIT**—The SeehauHC11 maintains a shadow register of INIT. The emulator is therefore able to keep track of where the registers and RAM are mapped. The 68HC11 can only write to INIT during the first 64 cycles after a hardware reset to the chip, (in either of the two protected modes, expanded and single-chip mode). This is emulated by the shadow register. However, it only works after using the Reset and Go operation, (or a hardware reset). The Reset and Go operation is not the same as using the Reset button followed by the Go button.

In the two unprotected modes, Bootstrap and Test, the 64-cycle restriction does not apply. If a switch is made from either of the two unprotected modes to either of the protected modes, the INIT register cannot be written to. This is not emulated, however. So, if a write to INIT takes place after a switch to protected mode, the shadow register of the emulator changes, but not the INIT itself. This must be avoided because the emulator will lose track of the mapping of the registers and internal RAM.

**HPRIO**—The 68HC11 in the EMUL68-PC must always run in either Expanded mode or in Test mode. The Single-chip mode and the Bootstrap mode are emulated using the Expanded mode and the Test mode. (See detailed description of 68HC11 modes later in this chapter.) This means that the MDA bit in HPRIO must always be left high. (For details, refer to the following "Single-Chip Pod, POD–11S" section.) If the MDA bit is cleared, the emulator will fail because the chip is then put into Single-Chip or Bootstrap mode. Therefore, the chip is unable to communicate with the rest of the hardware through the expanded ports. Use a Reset Chip command to clear the problem.

**CONFIG**—The CONFIG register can only be changed in Test or Bootstrap mode. The EEPROM must be erased before new data can be written into the register. Note that any changes to CONFIG will not take effect until after the next reset of the chip. This also means that the changes written into CONFIG cannot be read back until after the next Reset. (See 68HC11 data book for details.)

## 68HC11 Modes

The 68HC11 has four different modes in which the processor can work. It is possible to switch between modes. The EMUL68-PC uses two different pod boards to emulate the different modes. This places some restrictions on how switching between different modes can be emulated.

## Single-Chip Pod, POD-11S

This pod is designed to emulate the 68HC11 in Single-Chip mode and in Bootstrap mode. POD-11S includes the 68HC24 port replacement unit, which replaces the address and data ports so that the 68HC11 can still be run in Expanded mode. The 68HC24 makes it possible for the pod to read instructions from the emulator memory and to communicate with the rest of the hardware on the emulator board.

All memory except the upper 8K (ROM in the single-chip) should be mapped to TARGET. The register bank *must* be mapped to TARGET; otherwise the 68HC24 will not be reached by the address and data bus.

Because an Expanded mode 68HC11 together with the 68HC24 port expansion unit are used to emulate Single-Chip mode, the 68HC11 must stay in expanded mode. The hardware pin MOD A is always held high on the pod so that at Reset, the 68HC11 will be forced into either Expanded mode or Test mode. In Test mode, the MDA bit in HPRIO can be cleared. This forces the 68HC11 into Bootstrap mode. If this happens, the 68HC11 will lose contact with the rest of the emulator and nothing will work. Therefore, be sure to keep MDA high at all times.

The IRQ is connected both to the target system and to the 68HC24. These two signals are ANDed before they are connected to the 68HC11. This means that if interrupts are generated from the 68HC24, only level sensitive interrupts can be used. In other words, you cannot use edge triggered interrupts if the parallel interface interrupt is used.

## Expanded-Chip Pod, POD-11E

POD-11E is designed to emulate the 68HC11 in Expanded mode and in Test mode. As with the POD-11S, it is important to keep the MDA bit in HPRIO high at all times.

Although the Bootstrap mode is a single chip mode, you can still emulate the Bootstrap mode with the POD-11E. To do this, perform the following procedure:

- 1. From the **Config** menu, click **Emulator**. In the **HDW Config** tab, select the **Test Mode after Reset** option.
- **2.** Map segment B000 to EMUL. This is the 4K bank where the Bootstrap program in EEPROM resides.
- **3.** Set the RBOOT bit of the HPRIO register.

- **4.** From the Data window, go to address 103C and enter a value that is based on the current value logically ORed with 80h.
- **5.** From the Data window, right-click any of the data cells and select the option **Block**. Then select **Block Move**.
- 6. For Starting Address, enter BF40. For the Ending Address, enter BFFF. In the destination address field, enter BF40.
- 7. Select OK.

This procedure copies the Bootstrap program from the EEPROM to the emulator RAM. (When the byte read from the EEPROM is written back to the same address, it is also written to the emulator.)

**8.** From the Data window, go to address 103C. Enter a value that is based on the current value logically ANDed with 7Fh.

Now the Boot program is moved from the internal boot ROM to the emulation memory. The program will be started whenever the processor is reset and started in Test mode. The switch from Boot to Expanded mode is really a switch from Test to Expanded mode, so both MDA and SMOD should be changed.

In the emulator, the switch happens by clearing SMOD. But when the emulator is replaced by a CPU and an EPROM, the switch does not happen that way. A change of SMOD will switch from Boot to Single-chip mode.

Different chips might contain different Boot programs, depending on security option, size of internal RAM, and so on. If you decide to save the Boot program to a file, use that file only for the specific processor it has been read from.

## **ROMON Bit Set Problem**

You should never set the ROMON bit of the CONFIG register. This enables the ROM internal to the processor and thus prevents the emulator from starting after reset.

To get out of this situation, do the following:

- 1. Start Seehau with the Seehau Reconfig option.
- 2. Walk through the options and on the second HDW Config dialog box, select the option for Test Mode after Reset. Then finish the reconfiguration and start the emulator hardware.
- **3.** Select a Data window that is set for Code or Data space and go to the address of the CONFIG register for the chip you are using. Now enter a new value in this memory cell that will not have the ROMON bit set.

- 4. Click the Reset button on the Speedbar to set the value.
- 5. From the Config menu, click Emulator.
- 6. Clear the Test Mode after Reset option, and click OK.

#### Note

Due to memory layout, this procedure will not work for the 68HC711E20 microcontroller. Either you can use an external chip programmer to effect this operation, or you can order the parts from Motorola with this bit already disabled.

# **Appendix G. Address Examples**

9876543	9876543	9876543
	200	300
	210	<b>310</b>
120		320
130	230	
140	240	340
150	250	<b>350</b>
160	260	360
170	270	370
180	280	
190	290	390
<b>1</b> 40	2A0	
<b>BBBBBBBO</b>	2BO	<b>3BO</b>
<b>1</b> C0	2C0	3C0
<b>1</b> 00	2D0	3D0
<b>1</b> EO	2EO	3EO
<b>IIIIIIIIIIIII</b>	<b>2FO</b>	<b>3F0</b>

Figure 82. Emulator Addressing Example

987654	<b>9</b> 87 <b>6</b> 54	987654
100		300
	210	310
120	220	320
130	230	330
140	240	340
<b> 150</b>	<b>111 11</b> 250	350
160	260	360
<b>.</b>	<b>11111111111111</b>	370
180	280	380
<b>190</b>	<b>290</b>	<b>39</b> 0
<b>1</b> 40	<b>2</b> A0	<b>3</b> A0
<b>BBBBBBBBBBBBB</b>	2BO	3BO
<b>1</b> C0	<b>2</b> C0	<b>3</b> C0
<b>1</b> 00	2D0	3D0
<b>1</b> EO	<b>2EO</b>	<b>■■■■</b> 3EO
<b></b> 1FO	<b>2FO</b>	3FO

Figure 83. Standard Trace Addressing Example

	5678 <b>9</b>		5 <b>6</b> 7 <b>89</b>		56789	
[		100		200		300
		120		220		320
[		140		240		340
ł		160		260		360
[		180		280		380
		1A0		2A0		3A0
[		1C0		2C0		3C0
		1E0		2E0		3E0

Figure 84. Enhanced Trace Addressing Example

# Index

## 1

10K-Ohm pull-up resistor · 66 Pull-Up Chart · 66

#### 2

256/512 1M Emulator Board · 17, 77 jumper description · 20

## 3

3.3 volt chips · 82 68L11 series · 82

3COM Etherlink III (905B or later) 10/100 PCI  $\cdot$  7 3COM ISA network cards  $\cdot$  7

## 6

6-bit State Machine · 109 68HC11A series · 33 68HC11D series · 27, 30 68HC11E series · 65 Special Considerations · 65 68HC11K series · 45, 49 68HC11 Modes · 140 68HC11P series · 53, 58 68HC11PH8 MCU · 61 68HC711PH series · 58

## A

A-series MCUs · 62 About This Guide · 1 Adapter · 37, 65 Part #EMUL68–PC/PLCC52ZIF–PLCC52 · 37 EMUL68–PC/PLCC52ZIF–PLCC52 · 65 ZIF socket · 65 adapter orientation · 83 AdapterProblems · 84 Connector Pins · 84 PLCC socket pins · 84 Setting up proper pod support · 84 Tips for Avoiding Common Adapter Problems · 84 Adapters Tips for Avoiding Common Adapter Problems · 84 Connector Pins · 84 PGA socket · 82 PLCC socket · 82 PLCC socket pins · 84 Setting up proper pod support · 84 Surface mount · 83 verifying orientation · 82 Add, Edit, or Remove menu · 95  $address \cdot 16$  $10H \cdot 16$ 20H · 16 100H · 16 Address Examples · 143 Emulator · 143 Enhanced Trace · 144 Standard Trace · 144 Administrator Dialog Box · 13 Alternative Addressing  $\cdot$  8, 10, 16 10H for Emulator Board · 10 10H for Standard Trace Board · 10 20H for Enhanced Trace Board · 10 Driver Troubleshooting · 11 Alternate Addressing Examples · 22 Avoid Setting the E/GE Pod Jumper to the E Position  $\cdot$  26, 124

## B

Bank-Switched Emulator Board · 77 configuring · 77 Bank Switch Jumpers · 20 JP1 (board address) · 20 JP3/JP4 (SFR base address) · 20 JP5 (EEPROM) · 20 JB6 (emulation memory size) · 20 JP7 · 20 Bank Switching · 126 Banking · 73 Banking Tab · 78, 86 address · 79 Bank Area · 78

Bank Count · 79 **Bank Number Translation** · 80 Control and Status Byte · 79 Shadow Byte · 79 Used bank ID pod signals  $\cdot$  80 Pod Signals table · 80 Basic Features of Tracing · 87 Delay · 87 Filter · 87 Time Stamp · 87 Trigger · 87 **Begin** and **End** range  $\cdot$  77, 78 Black Conducting Foam · 25 Block Move Dialog Box · 133 BOOT ROM  $\cdot$  33, 41  $BOX-S \cdot 70$ **BPROT Override** · 71, 74 BPROT Register · 41, 52, 65 Breakpoint · 73 Breakpoint Tab · 80 Address Range · 81 Check Box  $\cdot 81$ Cycle Type · 81 Building a State Machine Using S(x) Functions  $\cdot$  109 Using the Set-Clear with the Sx Functions · 110 Event Field (A) · 110

Bus cycles  $\cdot$  3, 4

#### C

Event Field (B) · 110

Changing the Pod MCU · 62, 66 Overview · 66 QILEXT-1 extractor tool · 62 Checking Administrative Privileges · 9, 12 Checking Your PC for Default Address Conflicts · 10, 14 Windows NT Diagnostics window · 10 Chip Select Logic · 41 Clock Jumpers · 85 COM24.S1 · 57, 61 Combination of Conditions · 107 Computer Operating Properly (COP) · 33 Conditions Tab · 95, 101 Add, Edit, or Remove menu · 95 Conducting Foam (COP) · 25 **Config** menu · 72, 103, 105 Emulator · 72 CONFIG register · 64 Configuration bits · 67 EEON bit · 67 NOCOP bit · 67 ROMON bit · 67 Configuration options POD-11DE · 28 POD-11DS · 31 POD-11E  $\cdot$  35 POD-11FE · 39 POD-11FL0 · 43 POD-11KE · 46 POD-11KS · 50 POD-11PE · 54 POD-11PS · 59 POD-11S · 63 Configuring · 76 256/512 1M Emulator Board · 76 Bank-Switched Emulator Board · 77 Standard Emulator Board · 76 Configuring a Trigger Condition · 97 Trace Configuration window · 97 EditDataCondHC11 dialog box · 97 Configuring Address Settings for the Emulator and Optional Trace Board · 6 Configuring Address Settings With Windows 2000 · 12 Checking Administrative Privileges · 12 Configuring Address Settings With Windows 95/98 · 8 Default Address Conflicts · 8 Configuring Address Settings With Windows NT · 9 Alternative Addressing · 10 Checking Administrative Privileges · 9, 12 Checking Your PC for Default Address Conflicts · 10, 13 Configuring Address Settings With Windows Operating Systems  $\cdot 6$ Configuring emulator options from within Seehau · 72 Configuring Jumpers for Target Operation · 85 Clock Jumpers · 85 Control Signal Jumpers · 85 Power Jumper · 85 Configuring Seehau · 68, 70 to read the on-chip EPROM · 132

Configuring Seehau for Target Operation · 85 Emulator Configuration Tabs · 85 Executing Code from Target ROM · 86 256/512 1M Emulator Board · 76 See also Bank-Switched Emulator Board Configuring the Bank-Switched Emulator Board · 77 Configuring the Enhanced Trace Board · 98, 102 Trace Configuration Examples · 103 Filter Example · 105 Trigger Example · 103 Combination of Conditions · 107 Configuring the Standard Emulator Board · 76 Configuring the Standard Trace Board · 93 Conditions tab · 106 Configuring a Trigger Condition · 97 Trace Setup Tab · 93 Configuring Trace Boards · 93 Building a State Machine Using S(x) Functions  $\cdot$  109–111 Combination of Conditions · 107-108 **Conditions** tab  $\cdot$  101–102, 106 Enhanced  $\cdot$  98–102 Standard · 93-98 Trace Configuration Examples · 103-106 Trace Setup Tab · 98-100 Tracing During Reset and Go · 111–112 Connecting the Emulator to Your Target Board · 82 Connector Pins · 84 Control Panel Devices window · 11 Control Signal Jumpers · 85  $COP \cdot 33$ Reset · 66 **COP Kicking Enabled** · 67 COP reset  $\cdot$  66

## D

D Family · 33, 52 Special Considerations for the D Family · 33 Debugging the Parallel Port · 116 NT · 103–106 Windows 9x · 116 Windows 2000 · 116–120 default address conflicts  $\cdot$  8, 9 Default Address Ranges · 6, 8 Windows 95/98 · 8 Default Address Settings for the HSP Box · 6 default memory map  $\cdot$  76 Device Driver · 11 Known Device Driver Conflicts · 122 NohauHC11 · 11 Device Driver Conflicts · 7, 122 Possible Symptoms and Solutions · 122 Device Manager window · 14, 15, 118, 119 Displaying the System Resources · 119 **Dialog Boxes** Administrator · 13 Block Move · 134 Device Manager · 118, 119 EditAddMapHC11 · 76, 77, 78 EditAddrHC11 · 81 Edit Data Conditions · 95 EditDataCondHC11 · 97 Emulator Configuration · 72, 76, 77, 85, 122 Emulator Configuration Communications · 67, 69 Enhanced Trace Configuration (Trace Setup) · 99, 101 Hardware Configuration · 52 Hdw Config · 67 Local Properties · 9 Save Memory to File (DATA) · 134 Setup Complete · 69 System Properties · 8, 118 Trace Configuration · 93, 98, 103, 105 User Manager · 9 Disabling Cycle Stretching · 129 Documentation · 1 downloading  $\cdot 1$ Downloading and Installing Seehau from the Internet  $\cdot$  68 Downloading Product Documentation · 1 Downloading Seehau · 68 Driver Troubleshooting  $\cdot$  11, 16 error messages · 16 Create file failed · 16 Service or driver failed · 16

## E

E/GE pod jumpers · 26 E-Clock  $\cdot$  26 E series MCUs · 34, 62, 64, 65 E20 Chip · 64 EB1M bank switch emulator board · 17 jumper description · 21 EB1M Emulator Board Jumpers · 21 BSW TERM · 21 E64/BSW0 · 21 ERR/BSW1 · 21 JP3 (board address) · 21 JP4 (REG=SFR base address; EE=EEPROM size · 21 Edit Add Map HC11 dialog box · 76, 77 Begin and End range · 77, 78 Edit Addr HC11 dialog box  $\cdot$  81 Begin · 81 Cycle Type · 81  $End\cdot 81$ Edit Data Conditions dialog box · 95 EEON bit · 67 **EEPROM** Writes · 139 **EEPROM Programming** · 65 Electromagnetic Compatibility (EMC) · viii Electromagnetic Emission Requirements · viii EMUL68-PC Emulator System · 2 Quick Start for Installing · 4 Emulation mode  $\cdot$  3 Emulator · 78, 82, 122 Addressing Example · 143 Cannot Load Code Into Write Protected Memory Space · 78 Does Not Start When Connected to the Target System · 122 Plugging into the target board · 82 Emulator Addressing Example · 143 emulator board  $\cdot$  2, 16, 17, 76 256/512 1M Emulator Board · 17, 77 address range · 16 10H · 16 configuring · 76 Connecting to Pod Board · 18 EB1M bank switch · 17 Installing · 17, 18

Standard emulator board · 17 **Emulator Configuration Communications** dialog box  $\cdot$  67, 69, 70 Emulator Configuration dialog box · 72, 76, 77, 85, 122 Processor Type · 67 Emulator Configuration, Hdw Config tab · 70, 71 **Emulator Configuration** tabs · 85 Banking · 86 Hdw Config · 86 Mem Map Config · 86 Misc. Config · 86 **Emulator Configuration** window · 72 Banking · 73 Breakpoint · 73 EPROM · 73 Hdw. Config · 73 Mem Map Config · 73 Misc. Config · 73 Enhanced Trace Addressing Example · 144 Enhanced Trace Board · 16, 23, 98–102 Addressing Examples · 23, 144 Factory Settings · 24 Installing and Configuring · 23 Steps for Installing · 24 Trace Configuration Examples · 103–106 address range · 16  $20H \cdot 16$ Enhanced Trace Configuration dialog box (Trace Setup) · 99, 101 EPROM · 67, 73 programming · 65 Consideration for Placement of · 131 EPROM Programming  $\cdot$  37, 65 EPROM Tab · 81 EPROM Version 2.4 · 57, 61 Error Messages Create file failed  $\cdot$  11, 16 INIT Shadow does not match INIT register · 17 Service or driver failed  $\cdot$  11, 16 European CE Requirements · viii Executing Code from Target ROM · 86

#### F

F family · 38 Factory Settings · 24 Figures 6-Bit State Machine · 109 64K/256K Enhanced Trace Board Jumpers and Headers (not to scale)  $\cdot 24$ Add Dialog Box · 76 Add Dialog Box for the Bank-Switched Board · 78 Administrator Dialog Box · 13 Alternate Standard Trace Addressing Examples · 22 Banking Tab · 79 Block Move Dialog Box 1 · 133 Block Move Dialog Box 2 · 133 Breakpoint Tab · 80 Combination of Conditions · 107 Connecting the Emulator to Your Pod Board · 18 Connector Pins · 84 Control Panel Devices Window · 11 Device Manager Window · 14, 118 Device Manager Window Displaying the System Resources · 119 EB 256/512 Bank Switch Emulator Board · 20 EB1M Emulator Board · 21 EditAddrHC11 Dialog Box · 81 EditDataCondHC11 Dialog Box · 97 Emulator Addressing Example · 143 Emulator Configuration Communications Dialog Box · 69 Emulator Configuration, Hdw Config Tab · 71 Enhanced Trace Addressing Example · 23, 144 Enhanced Trace Configuration Dialog Box (Trace Setup) · 99, 101 Event Field (A) · 110 Event Field (B) · 110 Hardware Configuration Tab · 73 HSP Card LED · 113 HSP Box Connected to the Emulator, Trace, and Pod Board  $\cdot 2, 6$ List of Active Drivers · 17, 117 Local Group Properties Dialog Box for Windows NT · 9 Local Trace Menu · 90 Local Users and Groups Window · 12 Local Users and Groups Window with Groups Folder · 13 Location of Switches and Jumpers on the POD-11DE Board · 27 Memory Map Configuration Tab for the Standard Board · 76 Memory Mapping Tab for the Bank-Switched Board · 77 Miscellaneous Configuration Tab · 75

NT Diagnostics Window · 10 Pin Variations · 83 PLCC Socket Pins · 84 POD-11DS Board Configured for Target Power and Internal Crystal · 30 POD-11E Board Configured for Target Power and Internal Crystal · 34 POD-11FE Board Configured for Target Power and Internal Crystal · 38 POD-11FL0 Jumper Positions · 42 POD-11KE Board Configured for Target Power and Internal Crystal · 45 POD-11KS Board Configured for Target Power and Internal Crystal · 49 POD-11PE Board Configured for Target Power and Internal Crystal · 53 POD-11PS Board Configured for Target Power and Internal Crystal · 60 POD-11S Board Configured for Target Power and Internal Crystal · 62 Save Memory Dump Dialog Box · 134 Save Trace to File Dialog Box · 91 Standard Emulator Board · 19 Standard Trace Addressing Example · 144 Standard Trace Board with 16K Installed, Address 130H · 23 Standard Trace Configuration Dialog Box (Conditions Tab) · 95 Standard Trace Configuration Dialog Box (Trace Setup) · 93 Steps for Installing and Configuring the EMUL68-PC and Seehau Software · 4 Steps for Installing the EMUL68-PC Hardware · 5 System I/O Resources · 8 System Information Window · 117 System Properties Window · 14, 118 System Resources · 15 Trace Capture of Reset and Go · 112 Trace Conditions Setup · 104 Trace Display Filter A · 108 Trace Display Filter B or C · 108 Trace Display Window · 98 Trace Filter Setup · 106 Trace Setup Tab · 105 Trace Trigger Setup · 103 Trace Window (compressed) · 88 Trace Window (non-compressed) · 88 Trace Window with Filter Example · 107 Trace Window with Trigger Example · 104 User Manager Dialog Box for Windows NT · 9 Users and Passwords Window · 12

File menu · 103 Filter Example · 105–106 Trace Filter Setup · 105 Trace Setup Tab · 105 Five foot ribbon cable · 2

## G

Gated jumper pins · 26 GE position · 26 Go button · 106

## Η

Hardware Configuration dialog box · 52 BPROT Register · 52 Hardware Configuration Tab · 73 **BPROT Overrride** · 74 **INIT2 Overrride** · 74 Miscellaneous · 74 POD Class · 74 Port address · 73 Processor · 73 uP Clock  $\cdot$  73 HC (7) 11E20 processor · 64 Hdw Config dialog box  $\cdot$  67 **COP Kicking** enabled · 67 Test Mode after Reset · 67 Hdw Config tab · 70, 71, 86 **BPROT Overrride** · 71 Finish · 72 INIT2 Overrride · 71 Miscellaneous · 71 POD Class · 71 Port address · 71 Processor · 71 uP Clock · 71 header clusters · 135 High-Speed Parallel Box (HSP) · 2 See also HSP Box HSP Box · 2, 22, 70, 113–115 communications interface · 70 Default Address Settings · 6 Installing the Standard Trace Board · 22 HSP card LED · 113 HSP communications interface  $\cdot$  70

Communications Interface  $\cdot$ Emulator Board Address  $\cdot$ Select Processor  $\cdot$ Trace Board  $\cdot$ 

## I

I/O Address · 22, 114, 121 INIT · 33 INIT register · 17 INIT2 Command · 52 **INIT2 Override** · 74 Installing PGA socket adapters · 83 PLCC socket adapters · 82 Seehau · 68 surface mount adapters · 83 Installing and Configuring Enhanced Trace Boards · 23 Address Examples · 23 Factory Settings · 24 Steps for Installings · 24 Installing and Configuring Standard Trace Boards · 21 Alternate Addressing Examples · 22 Steps for Installings · 22 Installing and Configuring the Seehau Software · 68 Installing Emulator Boards · 17 Installing PGA Socket Adapters · 82 Installing PLCC Socket Adapters · 82 installing Seehau for the first time  $\cdot$  68, 69 Seehau Configuration Program · 69 Installing Seehau Software from the CD · 68 Installing Surface Mount Adapters · 83 Installing the EB 256/512 Bank Switch Emulator Board Jumpers  $\cdot$  20 jumper description · 20 Installing the EB1M Emulator Board · 21 Installing the Hardware  $\cdot 5$ Installing the Pod Boards · 25 Installing the Standard Trace Board with a PC · 22 Installing the Standard Trace Board with an HSP Box · 22 Internal Memory Executing Code From · 137–138 Internal RAM Considerations for Placement of · 131

#### $\boldsymbol{J}$

J1 connector · 27, 30, 36, 38, 42, 45, 49 J2 connector · 36 J3 connector · 36 **JB1 (E-Clock)** · 19 JB2 (SFR block size) · 19 JB3/JB5 (SFR base address) · 19 **JB4 (EEPROM)** · 19 JB6 (board address) · 19 JP1 (board address) · 20 JP3/JP4 (SFR base address) · 20 **JP5 (EEPROM)** · 20 JP6 (emulation memory size) · 20 **JP7** · 20 Jumper Descriptions · 21 **BSW TERM** · 21 E64/BSW0 · 21 ERR/BSW1 · 21 JP4 (REG=SFR base address; EE=EEPROM size · 21 JP3 (board address) · 21 jumper pins · 26 E (non-gated) · 26 GE (gated) · 26

#### Jumpers

POD-11FL0 default positions · 42 Clock · 85 configuring for target operation · 85 control signal · 85 power · 85

#### K

K family · 45 Known Device Driver Conflicts · 122

## L

LED Indicators POD-11DE · 28 POD-11FE · 38 POD-11PE · 54 Load command · 78 Local Group Properties dialog box · 9 Local menu · 67 Add Special Register · 67 Local Trace Menu · 89 Local Users and Groups window · 12 Location of Switches and Jumpers on the POD-11DE Board · 27

#### М

POD-11KE · 46

map memory · 77 **MCUs** 68HC11D0 · 27 68HC11D3 · 27 68HC11F1 · 38, 41 68HC11FL0 · 42 68HC11K series · 49 68HC11K1 · 51 68HC11P Series · 53, 58 68HC11PH8 · 57, 61 68HC711K4 · 51 A-series · 62 E-series · 62 PH-series · 53 Mem Map Config window · 76 Mem Map Config · 73 memory map  $\cdot$  26, 65 Memory Map Configuration Tab · 75, 76, 77, 123 Memory Mapping · 26, 75, 76, 77 Begin and End range · 76 Edit Add Map HC11 · 76 Formula · 76, 77 Memory Mapping Requirements · 26, 75 Single-chip mode pods  $\cdot$  26, 75 Memory Mapping Requirements for Single-Chip Mode Pods  $\cdot$  26, 75 Default Memory Map · 76 Memory Mapping window · 76, 78 memory space · 65 Misc Config Tab · 86 Misc. Config · 73 **Miscellaneous**  $\cdot$  71, 74 Miscellaneous Configuration Tab · 74

Override at Reset · 75 Reset chip after load file · 74 Tab size · 74 modes · 120 ECP & EPP · 120 EPC · 120 EPP · 120

#### N

N Family · 52 NOCOP bit · 67 Nohau11 device driver · 11, 116 non-gated jumper pins · 26

## 0

Override at Reset · 75 Overview of the EMUL68–PC Emulator System · 2 emulator board · 2 five-foot ribbon cable · 2

## P

P family · 58 PAREN bit · 45, 52, 58 PC Plug-In  $\cdot 2, 3$ PGA Socket Adapters · 82 PH family · 58 pin  $1 \cdot 83$ **Pin Variations** PGA · 83 PLCC · 83 QFP · 83 PLCC Socket Adapters · 82 PLCC socket pins · 84 Plugging the Emulator into Your Target Board · 82 Installing PGA Socket Adapters · 82 Installing PLCC Socket Adapters · 82 Installing Surface Mount Adapters · 83 Support for 3.3 volts · 82 Verifying Adapter Orientation · 83  $Pod \cdot 26$ Single-Chip mode · 26 See also Pods Pod board  $\cdot 2, 25$ 

10K-Ohm pull-up resistor · 66 Pull-Up Chart · 66 Installing an MCU · 66 POD Class · 74 Pod MCU · 66 pod power  $\cdot$  ix Pod Signals Table · 80 Pod Types 11DE · 27 11DS · 30 11E · 34 11FE · 38  $11FL0 \cdot 42$ 11KE · 45 11KS · 49 11PE · 53 11PS · 58  $11S \cdot 62$ POD-11DE  $\cdot$  27 Configuration Options · 28 LED Indicators · 28 Location of Switches and Jumpers  $\cdot$  27 Overview · 27 Reset Switch · 28 POD-11DE Configuration Options · 28 Function · 28-29 Jumper Designation · 28-29 POD-11DE LED Indicators · 28  $D1 \cdot 28$  $MON \cdot 28$  $D2 \cdot 28$ EMUL · 28  $D3 \cdot 28$ RES · 28 POD-11DE LED Indicators and Reset Switch · 28 POD-11DE Reset Switch · 28  $S1 \cdot 28$ POD-11DS · 30 Overview · 30 POD-11DS Configuration Options · 31 Function · 31-32 Jumper Designation · 31-32 POD-11DS LED Indicators · 31 D1 · 31  $MON \cdot 31$ 

D2 · 31 EMUL · 31 D3 · 31 RES · 31 POD-11DS LED Indicators and Reset Switch · 31 POD-11DS Reset Switch · 31  $S1 \cdot 31$ POD-11E · 34, 37 Configuration Options · 35 POD-11E Configuration Options · 35 Function · 35 Jumper Designation · 35 POD-11FE · 38 Configuration Options · 39-40 LED Indicators · 38 Reset Switch · 38 POD-11FE Configuration Options · 39 Function · 39-40 Jumper Designation  $\cdot$  39–40 POD-11FE LED Indicators · 38 D1 · 38  $MON \cdot 38$ D2 · 38 EMUL · 38 D3 · 38 RES · 38 POD-11FE LED Indicators and Reset Switch · 38 POD-11FE Reset Switch · 38  $S1 \cdot 38$ POD-11FL0 · 42 Default Positions for Jumpers · 42 Overview · 42 POD-11FL0 Configuration Options · 43 Function · 43-44 Jumper Designation · 43-44 POD-11FL0 Default Positions for Jumpers · 42 POD-11KE · 45 Overview · 45 Special Considerations for 68HC711K4 and 68HC11K1 · 51 POD-11KE Configuration Options · 46 Function · 46-48 Jumper Designation · 46-48 POD-11KE LED Indicators · 46

D1 · 46  $MON \cdot 46$  $D2 \cdot 46$  $EMUL \cdot 46$ D3 · 46  $RES \cdot 46$ POD-11KE LED Indicators and Reset Switch · 46 POD-11KE Reset Switch · 46  $S1 \cdot 46$ POD-11KS · 49 PortG Bit 7 · 51 Special Considerations · 51 POD-11KS Configuration Options · 50 Function · 50-51 Jumper Designation · 50-51 POD-11KS LED Indicators · 50 D1 · 50  $MON \cdot 50$  $D2 \cdot 50$ EMUL · 50 D3 · 50 RES · 50 POD-11PE · 53 POD-11PE Configuration Options · 54-56 Jumper Designation · 54-56 Label · 54-56 POD-11PE LED Indicators · 54 D1 · 54  $MON \cdot 54$ D2 · 54  $EMUL \cdot 54$ D3 · 54  $RES \cdot 54$ POD-11PE Reset Switch · 54  $S1 \cdot 54$ POD-11PS · 58 Configuration Options · 59-60 POD-11PS Configuration Options · 59-60 Jumper Designation · 59-60 Label · 59-60 POD-11PS LED Indicators · 58 D1 · 58  $MON \cdot 58$ D2 · 58

EMUL · 58 D3 · 58 RES · 58 POD-11S · 37 Board Configured for Target Power and Internal  $Crystal \cdot 62$ Changing the Pod MCU · 62 Configuration Options · 63-64 Overview · 62 POD-11S Configuration Options · 63 Pods · 79 that support internal bank switching · 79 POD-11FL0 · 79 POD-11KE · 79 proper support · 85 Port address · 73 Port G Bit 7 · 51, 61 Power Jumper  $\cdot$  85 power up sequence  $\cdot$  ix PROBE0 · 135 PROBE1 · 135 **Processor** · 73 Product Documentation · 1 downloading · 1 Product Notes · viii European CE Requirements · viii System Requirements · viii

## Q

QILEXT-1 extractor tool · 62, 67 Quick Start for Installing the Hardware  $\cdot 5$ Change your configuration to fit your specific application · 19-21 Insert the emulator board into your PC or HSP · 18 Insert the trace board into your PC or HSP · 22-24 Review "Configuring Address Settings With Windows Operating System" · 6 Review jumper configuration details for your emulator · 19-21 Turn power off · ix, 5 Quick Start for Installing Your Emulator System · 4 Configuring Address Settings With Windows Operating Systems · 6 Configuring the Emulator Board · 19-21 Configuring the Trace Board

Standard · 21-23

Enhanced · 23–24 Configuring the Emulator Configuration Dialog Box Tabs · 70 Configuring the Environment Configuration Dialog Box Tabs · 73 Configuring the Seehau Software · 70 Installing the Emulator Board and Optional Trace Board · 17–18, 22 24 Installing the Pod Boards · 25 Installing the Seehau Software · 68 Launching the Seehau Software · 72

## R

Register window · 67 Release 5.2B · 57, 61 Reset  $\cdot$  3, 4 Reset and Go button · 123 Reset and Go command · 3, 4, 111–112, 123, 125 Reset button  $\cdot$  67, 106 Reset chip after load file · 74 reset LED · 114, 121 **RESET Switch** · 28 POD-11DE · 28 POD-11FE · 38 POD-11KE · 46 POD-11PE · 54 reset vector  $\cdot 3$ Restrictions and Differences · 137 68HC11 Modes · 137-142 EEPROM Writes · 139 Executing Code from the HC11's Internal Memory · 137-138 ROMON Bit Set Problem · 141-142 SFRs · 139 Stack Considerations · 138 TCNT · 138 ROMON bit  $\cdot$  64, 67 Set Problem · 141-142 Run menu · 123

## S

S (x) Functions · 109–111 Save Memory to File (DATA) dialog box · 134 Seehau Configuring · 70 Configuring for target operation · 85

Configuring to Read the On-Chip EPROM · 132-134 Downloading and Installing From the Internet · 68 Installing for the First Time  $\cdot$  69 Installing From the CD · 68 Seehau Configuration Program · 69 Starting · 72 tasks · 3 Windows Autorun feature · 68 Seehau configuration · 115, 121 Test mode after reset · 115, 121 Seehau Configuration Program · 69 Seehau Installation · 68 Windows Autorun feature · 68 Seehau Speedbar Go button · 106 Reset and Go button · 123 Reset button  $\cdot$  67, 106 Tr button · 88 Seehau Windows Conditions · 95, 101 Control Panel Devices · 11 Device Manager · 14, 15 Emulator Configuration · 72 Banking · 73 Breakpoint · 73 EPROM · 73 Hdw. Config · 73 Mem Map Config · 73 Misc. Config · 73 Local Users and Groups · 12 Mem Map Config · 76 Memory Mapping · 76, 78 Register · 67 SFR · 67 System Information · 116-117 System Resources · 15 Trace · 88, 98, 106 with Trigger Example · 104 Trace Configuration · 97 Users and Passwords · 12 serial expansion box  $\cdot$  70 SFR · 17, 139 Consideration for Placement · 131 SFR base address jumper(s) · 17 SFR block · 17 SFR window · 67

CONFIG · 67 single-chip mode pod  $\cdot$  26, 75 socket adapter See adapter Special Considerations for 68HC11 E-Series · 65 BPROT Register · 65 **EEPROM** Programming · 65 EPROM Programming · 65 special adapter See adapter Special Considerations for the 68HC11F1 MCU · 41 Chip-Select Logic · 41 BOOT ROM · 41 BPROT  $\cdot$  41 Special Considerations for the D Family · 33 BOOT ROM · 33  $COP \cdot 33$  $INIT \cdot 33$ Special Considerations 68HC11 E-series · 65 68HC11K1 · 51 68HC711K4 · 51 Special Considerations for 68HC711K4 and 68HC11K1 · 51 Special Emulation Behavior When Using the Reset and Go Command · 125 Special Function Register See SFR Stack Considerations · 138 Standard Emulator Boards · 17, 19, 76 Jumper description · 19 Standard Emulator Board Jumpers · 19 JB1 (E-Clock) · 19 JB2 (SFR block size) · 19 JB3/JB5 (SFR base address) · 19 JB4 (EEPROM) · 19 JB6 (board address) · 19 Standard Trace Addressing Example · 144 Standard Trace Board · 16, 21, 93-98 address range · 16  $10 \mathrm{H} \cdot 16$ Addressing Example · 144 Alternate Addressing Examples · 22 Conditions Tab · 95-96 Configuring · 93-98

I/O Address · 22 Installing and Configuring · 21 Installing the Standard Trace Board · 22 with an HSP box  $\cdot$  22 with a PC  $\cdot$  22 Steps for Installing · 22 Trace Setup Tab · 93-94 Starting Seehau · 72 State Machine · 109 Steps for Installing the Enhanced Trace Board · 24 Steps for Installing the Standard Trace Board · 22 Support for 3.3 Volts · 82 Surface Mount Adapters · 82 System Information window · 116-117 System Properties window  $\cdot$  14, 118 System Requirements · viii minimum system requirements · viii System Resources window · 15

## T

Tab Size · 74 Tabs Banking · 78 Breakpoint · 80 Conditions · 95-96, 101-102, 106 EPROM · 81 Hdw Config  $\cdot$  70, 71 **BPROT Override** · 71 Finish · 72 **INIT2 Overrride** · 71  $\textbf{Miscellaneous} \cdot 71$ Connect Reset to Target · 72 **COP Kicking Enabled** · 72 Cycle Stretching Disable · 72 Mask Interrupt on Step · 72 Test Mode after Reset · 71 **POD Class**  $\cdot$  71 Port Address · 71 **Processor**  $\cdot$  71 uP Clock  $\cdot 71$ Memory Mag Config · 75–77 Miscellaneous Configuration · 75 Trace Setup · 93–94, 98–100, 105 Target Does Not Operate Correctly · 123-124 target  $\cdot$  ix adapter  $\cdot$  ix power · ix system · ix Target adapter  $\cdot 2$ Target adapter orientation · 83 Target board plugging into emulator · 82 Target Does Not Operate Correctly · 123-124 Cannot access Ports B. C. and F · 124 Cannot access SFRs that are write restricted · 123 Cannot access target memory or memory mapped I/O · 123 E-Clock or WR gated/non-gated option is selected for non-gated · 124 Serial port not operating  $\cdot$  123 Target is not using E-Clock and/or Write to qualify writes · 124 Target memory or memory-mapped I/O gets unwanted data written · 124 **Target Operation** Configuring Jumpers · 85 Configuring Seehau for · 85 Target ROM · 86 Executing Code from · 86 **TCNT** · 138 test mode  $\cdot 3$ Test Mode after Reset  $\cdot$  67, 115, 121 Timer.d07 file · 103, 105 Timer.sec · 106 Trace board  $\cdot$  2.93 Configuring · 93 Enhanced · 98-112 Standard · 93-98 trace buffer  $\cdot 4$ Trace Conditions Setup · 104 **Trace Configuration** dialog box  $\cdot$  93, 98, 103, 105 Trace Configuration Examples · 103 Filter Example · 105–106 Trigger Example · 103-105 Trace Configuration window · 97 Trace Display Filter A · 108 Trace Display Filter B or C · 108 Trace Filter Setup · 106 Trace menu · 88, 89 Trace Probe Headers · 135–136 PROBE0 · 135

PROBE1 · 135 Trace Setup Tab · 93, 98 Trace Trigger Setup · 103 Trace Window · 88, 106, 107 Local Trace Menu · 89 with Filter Example · 107 with Trigger Example · 104 Trace Menu · 88 Trace Window Columns · 89 Address · 89 Columns · 89 Address · 89 Data · 89 E0 E1 · 89 Frame Number · 89 FWR · 89 Instr. · 89 PROBE0, PROBE1 · 89 Symbol · 89 Time Stamp · 89 Data · 89 E0 E1 · 89 Frame Number · 89 FWR · 89 Instr. · 89 PROBE0, PROBE1 · 89 Symbol · 89 Time Stamp · 89 Trace Window with Filter Example · 107 Trace Window with Trigger Example · 104 Tracing · 87, 88 Basic Features · 87 Delay · 87 Filter · 87 Time Stamp · 87 Trigger · 87 Durning Reset and Go · 111-112 tasks · 87 Trace menu · 88 Trace Window · 88 compressed · 88 non-compressed · 88 Tracing During Reset and Go · 111-112 Trace Capture of Reset and Go · 112 Trigger Condition · 97 Configuring · 97

Troubleshooting · 113
Avoid Setting the E/GE Pod Jumper to the E Position · 124
Debugging the Parallel Port · 116
NT · 116
Windows 9x · 116
Windows 2000 · 116–120
Does Not Start When Connected to the Target System · 122–123
HSP Box · 113–115
ISA · 121–122
Known Device Driver Conflicts · 122
Possible Symptoms and Solutions · 122
Special Emulation Behavior When Using the Reset and Go Command · 125
Target Does Not Operate Correctly · 123–124

#### U

uP Clock · 71, 73 user code · 3 User Interface · 3 *See also* Seehau

**User Manager** dialog box · 9 Users and Passwords window · 12 Using EMUL68 with an HC(7)11E20 MCU · 64 Using the Watchdog COP Reset · 66

#### V

Verifying Adapter Orientation · 83 View menu · 119

#### W

Warnings · ix apply power to your system · ix avoiding damage to the pod or target · 72 connecting pod to target · ix E-Clock goes out to the target system in monitor mode · ix Power-down target system first · 72, 82 Power-up emulator first · ix, 72, 82 target adapter orientation · 83 Configuring · 93
Watchdog COP Reset · 66
Windows *See* Seehau windows
Windows 2000 default address range · 16 Nohau11 Device Driver · 16

Windows Autorun feature  $\cdot$  68

Windows NT · 11 Nohau11 Device Driver · 11 Systems Properties · 14

Windows NT Diagnostics window  $\cdot$  10

Windows operating systems · 6 Default address ranges · 6 Default Address Settings for the HSP Box  $\cdot$  6 write protected memory  $\cdot$  78 www.icetech.com  $\cdot$  1

## Z

ZIF socket adapter · 65